si531 Silicon Laboratories, si531 Datasheet

no-image

si531

Manufacturer Part Number
si531
Description
Crystal Oscillator Xo 10 Mhz To 1.4 Ghz
Manufacturer
Silicon Laboratories
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5310
Manufacturer:
GSI
Quantity:
238
Part Number:
si5310-C-GM
Manufacturer:
ADI
Quantity:
32
Part Number:
si53102-A3-GMR
0
Part Number:
si53112-A00AGMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si53119-A03AGM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si53119-A03AGMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si5312-H
Manufacturer:
AUK
Quantity:
9 899
Part Number:
si5312-H
Manufacturer:
OPTEK
Quantity:
10 200
Part Number:
si5312-H/2-H(B)
Manufacturer:
SHARP
Quantity:
10 000
Part Number:
si53152-A01AGMR
0
Company:
Part Number:
si53152-A01AGMR
Quantity:
7 500
Part Number:
si53154-A01AGM
0
Part Number:
si53154-A01AGMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si53154-A01AGMR
0
Company:
Part Number:
si53154-A11AGM
Quantity:
144
Part Number:
si53156-A01AGMR
0
Part Number:
si53159-A01AGM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
C
(10 M H
Features
Applications
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Rev. 1.1 6/07
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
jitter performance
3x better frequency stability than
SAW-based oscillators
SONET/SDH
Networking
SD/HD video
R Y S TA L
V
OE
DD
Z T O
Frequency
Fixed
XO
O
S C I L L A T O R
®
1.4 G H
with superior
10–1400 MHz
Synthesis
Any-rate
DSPLL
Clock
Copyright © 2007 by Silicon Laboratories
®
Z
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
)
(XO)
CLK–
GND
CLK+
®
circuitry
S i530/ 531
Si530 (LVDS/LVPECL/CML)
Si531 (LVDS/LVPECL/CML)
GND
GND
GND
Ordering Information:
NC
OE
OE
NC
OE
NC
Pin Assignments:
Si530 (CMOS)
See page 7.
See page 6.
1
2
3
1
2
3
1
2
3
Si5602
(Top View)
R
E V I S I O N
6
5
4
6
5
4
6
5
4
V
CLK–
CLK+
V
NC
CLK
V
CLK–
CLK+
Si530/531
DD
DD
DD
D

Related parts for si531

si531 Summary of contents

Page 1

... Ordering Information: See page 7. Pin Assignments: See page 6. (Top View CLK– GND 3 4 CLK+ Si530 (LVDS/LVPECL/CML GND 3 4 CLK Si530 (CMOS CLK– GND 3 4 CLK+ Si531 (LVDS/LVPECL/CML) Si530/531 ...

Page 2

Si530/531 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter 1 Supply Voltage Supply Current 2 Output Enable (OE) Operating Temperature Range Notes: 1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further ...

Page 3

Table 2. CLK± Output Frequency Characteristics (Continued) Parameter Total Stability 4 Powerup Time Notes: 1. See Section 3. "Ordering Information" on page 7 for further details. 2. Specified at time of order by part number. Also available in frequencies from ...

Page 4

Si530/531 Table 4. CLK± Output Phase Jitter Parameter Symbol Phase Jitter (RMS)* for F > 500 MHz OUT Phase Jitter (RMS)* for F of 125 to 500 MHz OUT *Note: Differential Modes: LVPECL/LVDS/CML. Refer to AN256 for further information. Table ...

Page 5

Table 7. Absolute Maximum Ratings Parameter Maximum Operating Temperature Supply Voltage Input Voltage (any input pin) Storage Temperature ESD Sensitivity (HBM, per JESD22-A114) Soldering Temperature (Pb-free profile) Soldering Temperature Time @ T PEAK Notes: 1. Stresses beyond those listed in ...

Page 6

... Table 9. Pinout for Si530 Series No connection 0 = clock output disabled (outputs tristated) Output enable Oscillator Output Complementary Output Power Supply Voltage . DD Table 10. Pinout for Si531 Series LVDS/LVPECL/CML Function Output enable 0 = clock output disabled (outputs tristated clock output enabled No connection GND Electrical and Case Ground Oscillator Output ...

Page 7

... The Si530 and Si531 XO series are supplied in an industry-standard, RoHS compliant, 6-pad package. The Si531 Series supports an alternate OE pinout (pin #1) for the LVPECL, LVDS, and CML output formats. See Tables 9 and 10 for the pinout differences between the Si530 and Si531 series ...

Page 8

Si530/531 4. Outline Diagram and Suggested Pad Layout Figure 2 illustrates the package details for the Si530/531. Table 11 lists the values for the dimensions shown in the illustration. Table 11. Package Diagram Dimensions (mm) Dimension ...

Page 9

... Si530/Si531 Mark Specification Figure 3 illustrates the mark specification for the Si530/Si531. Table 12 lists the line information. Table 12. Si53x Top Mark Description Line Position 1 1–10 “SiLabs”+ Part Family Number, 5xx (First 3 characters in part number) 2 1–10 Si530, Si531: Option1 + Option2 + Freq(7) + Temp ...

Page 10

Si530/531 6. 6-Pin PCB Land Pattern Figure 4 illustrates the 6-pin PCB land pattern for the Si530/531. Table 13 lists the values for the dimensions shown in the illustration. Figure 4. Si530/531 PCB Land Pattern Table 13. PCB Land Pattern ...

Page 11

... Revised period jitter specifications. Updated Table 7, “Absolute Maximum Ratings page 5 to reflect the soldering temperature time at 260 ºC is 20–40 sec per JEDEC J-STD-020C. Updated 3. "Ordering Information" on page 7. Changed ordering instructions to revision D. Added 5. "Si530/Si531 Mark Specification" on page 9. 1 ,” on Rev. 1.1 Si530/531 ...

Page 12

... Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where per- sonal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages ...

Related keywords