LM3S5632 Luminary Micro, Inc, LM3S5632 Datasheet - Page 293

no-image

LM3S5632

Manufacturer Part Number
LM3S5632
Description
Lm3s5632 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S5632-IQR50-A0
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S5632-IQR50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S5632-IQR50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
11.3.6
11.4
Table 11-3. Timers Register Map
June 02, 2008
Offset
0x00C
0x000
0x004
0x008
0x018
Name
GPTMCFG
GPTMTAMR
GPTMTBMR
GPTMCTL
GPTMIMR
In Input Edge Timing mode, the timer continues running after an edge event has been detected,
but the timer interval can be changed at any time by writing the GPTMTnILR register. The change
takes effect at the next cycle after the write.
16-Bit PWM Mode
A timer is configured to PWM mode using the following sequence:
1.
2.
3.
4.
5.
6.
7.
In PWM Timing mode, the timer continues running after the PWM signal has been generated. The
PWM period can be adjusted at any time by writing the GPTMTnILR register, and the change takes
effect at the next cycle after the write.
Register Map
Table 11-3 on page 293 lists the GPTM registers. The offset listed is a hexadecimal increment to the
register’s address, relative to that timer’s base address:
Timer0: 0x4003.0000
Timer1: 0x4003.1000
Timer2: 0x4003.2000
Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained
by reading the GPTM Timern (GPTMTnR) register.
Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to
0x0, and the TnMR field to 0x2.
Configure the output state of the PWM signal (whether or not it is inverted) in the TnEVENT field
of the GPTM Control (GPTMCTL) register.
Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin
generation of the output PWM signal.
Type
R/W
R/W
R/W
R/W
R/W
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
Reset
Preliminary
Description
GPTM Configuration
GPTM TimerA Mode
GPTM TimerB Mode
GPTM Control
GPTM Interrupt Mask
LM3S5632 Microcontroller
page
See
295
296
298
300
303
293

Related parts for LM3S5632