LM3S5632 Luminary Micro, Inc, LM3S5632 Datasheet - Page 20

• Manufacturer Part Number: LM3S5632
• Description: Lm3s5632 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Table of Contents
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
Register 70:
Register 71:
Register 72:
Register 73:
Register 74:
Register 75:
20
USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082 ...................... 569
USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A ...................... 569
USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092 ...................... 569
USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A ...................... 569
USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083 ............................. 570
USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B ............................ 570
USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093 ............................. 570
USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B ............................ 570
USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C ........... 571
USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094 ........... 571
USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C ........... 571
USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E ...................... 572
USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096 ....................... 572
USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E ...................... 572
USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F ............................. 573
USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097 ............................. 573
USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F ............................. 573
USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110 .......................... 574
USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120 .......................... 574
USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130 .......................... 574
USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102 ................................. 575
USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103 ............................... 578
USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108 ................................... 580
USB Type Endpoint 0 (USBTYPE0), offset 0x10A ............................................................ 581
USB NAK Limit (USBNAKLMT), offset 0x10B .................................................................. 582
USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112 ............... 583
USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122 ............... 583
USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132 ............... 583
USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113 .............. 586
USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123 ............. 586
USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133 ............. 586
USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 ........................... 589
USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 ........................... 589
USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 ........................... 589
USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 ............... 590
USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126 ............... 590
USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 ............... 590
USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117 .............. 593
USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127 .............. 593
USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137 .............. 593
USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118 .............................. 598
USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128 .............................. 598
USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138 .............................. 598
USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A ................... 599
USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A ................... 599
USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A ................... 599
USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B ....................... 601
USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B ....................... 601
Preliminary
June 02, 2008