S1D13503 Epson Electronics America, Inc., S1D13503 Datasheet - Page 85
S1D13503
Manufacturer Part Number
S1D13503
Description
S1d13503 Graphics Lcd Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet
1.S1D13503.pdf
(270 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13503F00A
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F00A2
Manufacturer:
EPSON
Quantity:
648
Part Number:
S1D13503F00A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F00A200
Manufacturer:
VISHAY
Quantity:
23 000
Company:
Part Number:
S1D13503F01A1
Manufacturer:
EPSON
Quantity:
130
Part Number:
S1D13503F01A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F01A2
Manufacturer:
SIEKO
Quantity:
900
Company:
Part Number:
S1D13503F01A2
Manufacturer:
EPSON
Quantity:
586
Part Number:
S1D13503F01A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Epson Research and Development
Vancouver Design Center
8.3 Power Save Modes
8.3.1 Power Save Mode 1
8.3.2 Power Save Mode 2
Hardware Functional Specification
Issue Date: 01/01/29
Two software-controlled Power Save Modes have been incorporated into the S1D13503 to accommodate the important
need for power reduction in the hand-held devices market. These modes can be enabled by setting the two Power Save bits
(AUX[03] bits 7:6).
The various settings are:
Power Save Mode 1 has two states. Initially when set, the S1D13503 enters State 1. If no valid memory cycle is detected
within 1, 2, or 4 clocks (input clock frequency dependent), the chip will enter State 2. The number of clocks of inactivity
before entering State 2 is dependent on the display memory interface and the number of Gray shades.
State 1
•
•
•
State 2
The same as State 1 as well as:
•
Once a valid memory read/write cycle is detected, the S1D13503 returns to State 1 where the MPU access is serviced. The
transition from going from State 2 to State 1 requires 1, 2, or 4 clocks (as described above).
•
•
•
•
•
I/O read/write of all registers allowed
Memory read/write allowed
LCD outputs are either forced low (AUX[03] bit 5=0), or high impedance (AUX[03] bit 5=1)
Master clock for display memory access is disabled
I/O read/write of all registers allowed
Memory read/write is disabled
Master clock for display memory access is disabled
LCD outputs are either forced low (AUX[03] bit 5=0), or high impedance (AUX[03] bit 5=1)
Internal oscillator is disabled.
Bit 5 Bit 4
0
0
1
1
Table 8-9: Power Save Mode Selection
0
1
0
1
Power Save Mode 1
Power Save Mode 2
Normal Operation
Mode Activated
Reserved
X18A-A-001-08
S1D13503
Page 77