MCC501RX166TD0B Motorola / Freescale Semiconductor, MCC501RX166TD0B Datasheet - Page 13

no-image

MCC501RX166TD0B

Manufacturer Part Number
MCC501RX166TD0B
Description
Network Processor, 16 Processing Elements, 166MHz Core Operating Frequency, 5Gbps Max Throughput, 838-CBGA
Manufacturer
Motorola / Freescale Semiconductor
Datasheet
C-Port Confidential
Table 1 C-5 Network Processor Data Sheet Revision History
Revision Date
March 26, 2001
Change
Chapter 1 contains the following revisions:
Chapter 2 contains the following revisions:
Chapter 3 contains the following revisions:
Chapter 4 contains the following revisions:
Fabric Processor Interface Frequency changed from 100
MHz to 110 MHz thruoughout.
TLU interface memory was incorrectly noted at 64 MBytes.
Changed to 32 MBytes.
The maximum amount of memory supported by the TLU is
32MBytes in four banks.
Buffer Management Unit (BMU) has 161 pins
Added Figure 5. PROM Interface Timing Outline
Added Figure 7. Observe-Only Cell
Added Figure 8. Cell Design That Can Be Used for Both
Input and Output Pins
PROM Interface Timing Outline added.
Numerous changes in tables 17, 18 and 19
Data lines incorrectly noted at 128. The useful
configuration is 139 data lines and all 12 address lines.
The TLU SRAM interface was incorrectly noted at 64
MBytes. Changed to 32 MBytes.
Table 40, Gigabit Ethernet (TBI) Timing Description, Tcgr
min value of -1.0 removed.
Figure 16, OC 12 Clock Duty Cycle was added
Tc12d added to Table 42
Figure 17, Executive Processor PCI Timing Diagram PGNTX
is only an input. PGNTX Output removed.
Tpgo, Tpgz, Tpgv removed from Table 43.
Mechanical specs changed.
Preliminary Version — January 21, 2002
Revision History
Page No.
Thru-out
18
19
21
37
57
36
39, 40
41
42
71
73
73
74
75
13

Related parts for MCC501RX166TD0B