ST72324BJ4-auto STMicroelectronics, ST72324BJ4-auto Datasheet - Page 109

no-image

ST72324BJ4-auto

Manufacturer Part Number
ST72324BJ4-auto
Description
8-bit MCU for automotive, 3.8 to 5.5V operating range with 16 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72324BJ4-auto

Hdflash Endurance
100 cycles, data retention 20 years
Clock Sources
crystal/ceramic resonator oscillators, internal RC oscillator and external clock input
4 Power Saving Modes
Slow, Wait, Active Halt, and Halt
ST72324B-Auto
Note:
SPI Data I/O Register (SPIDR)
The SPIDR register is used to transmit and receive data on the serial bus. In a master
device, a write to this register will initiate transmission/reception of another byte.
During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads the serial peripheral data I/O register, the
buffer is actually being read.
While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR
register is read.
A read to the SPIDR register returns the value located in the buffer and not the content of
the shift register (see
Table 58.
SPIDR
Address (Hex.) Register label
R/W
D7
0021h
0022h
0023h
7
Warning:
SPI register map and reset values
R/W
D6
SPIDR
Reset value
SPICR
Reset value
SPICSR
Reset value
6
A write to the SPIDR register places data directly into the
shift register for transmission.
Figure
R/W
D5
5
48).
Doc ID13466 Rev 4
SPIE
MSB
SPIF
7
x
0
0
R/W
D4
4
WCOL
SPE
6
x
0
0
SPR2
OVR
R/W
5
x
0
0
D3
3
MODF
MSTR
4
0
0
x
R/W
D2
2
CPOL
3
x
x
0
Reset value: undefined
On-chip peripherals
CPHA
SOD
R/W
2
0
x
x
D1
1
SPR1
SSM
1
x
x
0
R/W
109/198
D0
0
SPR0
LSB
SSI
0
0
x
x

Related parts for ST72324BJ4-auto