LPC1850FET256 NXP Semiconductors, LPC1850FET256 Datasheet - Page 80

The LPC1850FET256 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 200 kB of SRAM, and advanced peripherals including Ethernet, High Speed USB 2

LPC1850FET256

Manufacturer Part Number
LPC1850FET256
Description
The LPC1850FET256 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 200 kB of SRAM, and advanced peripherals including Ethernet, High Speed USB 2
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1850FET256
Manufacturer:
NXP
Quantity:
1 000
Part Number:
LPC1850FET256
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1850FET256
Quantity:
1 800
Part Number:
LPC1850FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1850FET256,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC1850_30_20_10
Preliminary data sheet
7.14.1.1 Features
7.14.1 UART
7.14.2 USART
7.14 Digital serial peripherals
Remark: The LPC1850/30/20/10 contain one UART with standard transmit and receive
data lines.
RS-485/9-bit mode allowing both software address detection and automatic address
detection using 9-bit mode.
UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd
can be achieved with any crystal frequency above 2 MHz.
Remark: The LPC1850/30/20/10 contain three USARTs. In addition to standard transmit
and receive data lines, the USARTs support a synchronous mode and a smart card mode.
The USARTs include a fractional baud rate generator. Standard baud rates such as
115200 Bd can be achieved with any crystal frequency above 2 MHz.
UART1 also provides a full modem control handshake interface and support for
Power management remote wake-up frame and magic packet detection
Supports both full-duplex and half-duplex operation
– Supports CSMA/CD Protocol for half-duplex operation.
– Supports IEEE 802.3x flow control for full-duplex operation.
– Optional forwarding of received pause control frames to the user application in
– Back-pressure support for half-duplex operation.
– Automatic transmission of zero-quanta pause frame on deassertion of flow control
Support for IEEE 1588 time stamping and IEEE 1588 advanced time stamping (IEEE
1588-2008 v2).
Maximum UART data bit rate of 8 MBit/s.
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
Auto baud capabilities and FIFO control mechanism that enables software flow
control implementation.
Equipped with standard modem interface signals. This module also provides full
support for hardware flow control (auto-CTS/RTS).
Support for RS-485/9-bit/EIA-485 mode (UART1).
DMA support.
full-duplex operation.
input in full-duplex operation.
All information provided in this document is subject to legal disclaimers.
Rev. 3.1 — 15 December 2011
32-bit ARM Cortex-M3 microcontroller
LPC1850/30/20/10
© NXP B.V. 2011. All rights reserved.
80 of 157

Related parts for LPC1850FET256