ATtiny48 Atmel Corporation, ATtiny48 Datasheet - Page 157

no-image

ATtiny48

Manufacturer Part Number
ATtiny48
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny48

Flash (kbytes)
4 Kbytes
Pin Count
32
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
28
Ext Interrupts
28
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
64
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny48-10AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny48-12AU
Manufacturer:
ATMEL
Quantity:
3 046
Part Number:
ATtiny48-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny48-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny48-AU
Quantity:
15 000
Company:
Part Number:
ATtiny48-AU
Quantity:
35
Part Number:
ATtiny48-AUR
Manufacturer:
Atmel
Quantity:
5 975
Part Number:
ATtiny48-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny48-MU
Manufacturer:
Atmel
Quantity:
5
Part Number:
ATtiny48-MU
Manufacturer:
LT
Quantity:
416
Part Number:
ATtiny48-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny48-MUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny48-PU
Manufacturer:
ATMEL
Quantity:
5 530
8008H–AVR–04/11
starts the operation of the TWI, so all accesses to the TWI Address Register (TWAR), TWI Sta-
tus Register (TWSR), and TWI Data Register (TWDR) must be complete before clearing this
flag.
• Bit 6 – TWEA: TWI Enable Acknowledge Bit
The TWEA bit controls the generation of the acknowledge pulse. If the TWEA bit is written to
one, the ACK pulse is generated on the TWI bus if the following conditions are met:
By writing the TWEA bit to zero, the device can be virtually disconnected from the 2-wire Serial
Bus temporarily. Address recognition can then be resumed by writing the TWEA bit to one
again.
1. The device’s own slave address has been received.
2. A general call has been received, while the TWGCE bit in the TWAR is set.
3. A data byte has been received in Master Receiver or Slave Receiver mode.
ATtiny48/88
157

Related parts for ATtiny48