TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 106

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
CONTROL REGISTER 6
Notes:
1. This applies to inputs from Rx Line, Tx Terminal and Tx TOH Port.
2. This applies to Tx and Rx Side Pointer Generation.
3. If SPE-only or Datacom Modes are selected, this control is disabled. The methodologies for Frame Delineation are
4. Do not set to “1” in STS-N Mode (control bit STS1="0" in control register 2, bit 7).
Address
0FE
inherent to these operations.
[H]
Bit
7
6
5
4
3
2
1
0
Proprietary TranSwitch Corporation Information for use Solely by its Customers
RAMTSTEN RAM Test Enable:
J1SYNCEN J1 Synchronization Enable:
B2FREN
C1J1EN
Symbol
H4INT
OA
S1
S0
B2 Framing Check Enable:
The accumulated B2 byte must
match the received B2 byte follow-
ing the second valid framing pat-
tern to declare in frame.
Internal operations are inhibited
from writing to RAM Locations
H4 Internal:
Rx Side: H4 Byte output at Rx Ter-
minal Port is regenerated.
If SONET or Datacom Modes are
selected then RSYN = C1J1V1.
If SPE-only Mode is selected then
RSYN = J1V1.
Tx Side:
If either Datacom Mode is selected
or SONET Mode is selected and
C1J1EN = "1" then TSYNI/O =
C1J1V1
If SPE-only Mode is selected then
TSYNI/O = J1V1
incoming J1 Message is stored
such that the byte following ASCII
(CR) and (LF) characters is stored
in the Lowest address location.
Pointer S1 Bit: H1 Byte Bit 5 = "1"
Pointer S0 Bit: H1 Byte Bit 6 = "1"
C1/J1 Enable:
TSYNI/O and TSPEI/O are used for
Frame and SPE alignment at Tx
Terminal Port.
OW/APS Port or All TOH Port
Mode Control: E1, E2, K1 and K2
Bytes output and input at Rx and
Tx OA/TOH Ports, respectively
Bit Equal to "1"
- 106 of 196 -
DATA SHEET
Conditions
Two valid framing patterns (A1/A2 =
F628 Hex) found one STS-1 frame
apart are used to declare in frame.
normal operation
Rx Side: H4 Byte output at Rx Ter-
minal Port as received from Rx
Line.
If SONET or Datacom Modes are
selected then RSYN = C1J1
If SPE-only Mode is selected then
RSYN = J1
Tx Side:
If either Datacom Mode is selected
or SONET Mode is selected and
C1J1EN = "1" then TSYNI/O =
C1J1
If SPE-only Mode is selected then
TSYNI/O = J1
incoming J1 Bytes are stored in
rotating fashion with no specific
starting point.
H1 Byte Bit 5 = "0"
H1 Byte Bit 6 = "0"
A1/A2 and H1/H2 are used for
Frame and SPE alignment at Tx
Terminal Port.
all TOH Bytes output and input at
Rx and Tx OA/TOH Ports, respec-
tively
Bit Equal to "0"
TXC-06101
See RPATH,
Ed. 3, April 2001
Comments
TXH4INS,
TXC-06101-MB
PHAST-1
TPATH
Note 4
Note 1
Note 1
Note 2
Note 3

Related parts for TXC-06101AILQ