TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 103

• Manufacturer Part Number: TXC-06101AILQ
• Manufacturer: Transwitch Corporation

Specifications of TXC-06101AILQ

• Operating Temperature (min): -40C
• Operating Temperature Classification: Industrial
• Operating Temperature (max): 85C
• Package Type: PQFP
• Rad Hardened: No
• Lead Free Status / Rohs Status: Not Compliant

CONTROL REGISTER 3
Notes:
1. The following operations are performed during a FIFO Reset:
Address
0FB
(1) AIS-P output at Rx Terminal Port,
(2) FIFO is re-centered,
(3) New Pointer Value is calculated,
(4) AIS-P is terminated with the New Pointer value and active NDF indication.
[H]
Bit
7
6
5
4
3
2
1
0
Proprietary TranSwitch Corporation Information for use Solely by its Customers
CNT16EN
RSWRES
DISRLAL
TTOHEN
RRFIEN
RRFIFO
Symbol
RFREN
SBPE
Rx Reference Frame Input
Enable: failure of RRFI Input is part
of LORR Equation.
Rx FIFO Reset Enable:
automatic recovery from Rx FIFO
underflow/overflow enabled.
Reset Rx FIFO:
Transition from “0” to “1” causes a
reset of the Rx FIFO. Control bit is
reset to "0" upon completion of
operation.
Send Bus Parity Errors:
continuously creates Bus Parity
Errors at the Rx Terminal Port.
Disable Rx Line Alarms:
Rx Line Level Alarms and B1, B2
and FEBE-L Counters disabled.
Counter 16-Bit Enable:
enables 16-bit count mode for Rx
Side B1, B2, B3, FEBE-L and
FEBE-P Counters.
Rx Software Reset:
resets all Rx Side counters and
clears Rx Side Status Bits. Normal
operation is inhibited.
Terminal TOH Enable:
ISC Port has access to Rx TOH
Insert RAM Locations whose con-
tents can be read by µPro.
Bit Equal to "1"
- 103 of 196 -
DATA SHEET
Conditions
RRFI failure is not part of LORR
Equation.
automatic recovery from Rx FIFO
underflow/overflow disabled.
normal operation.
Parity Error creation disabled.
Rx Line Level Alarms and B1, B2,
FEBE-L Counters enabled.
Rx Side B1, B2, B3, FEBE-L and
FEBE-P Counters are 8 bits.
terminates Rx Side Reset. Normal
operation resumed.
µPro has Write and Read access to
Rx TOH Insert RAM Locations.
Bit Equal to "0"
Comments
TXC-06101
Ed. 3, April 2001
TXC-06101-MB
Note 1
Note 1
PHAST-1