Si5369-EVB Silicon Laboratories Inc, Si5369-EVB Datasheet - Page 75

• Manufacturer Part Number: Si5369-EVB
• Description: MCU, MPU & DSP Development Tools SI5369 DEV KIT
• Manufacturer: Silicon Laboratories Inc

Specifications of Si5369-EVB

• Processor To Be Evaluated: Si5369
• Interface Type: I2C, SPI
• Operating Supply Voltage: 3.3 V
• Lead Free Status / Rohs Status: Details

Note: Internal register names are indicated by underlined italics, e.g., INT_PIN. See Si5369 Register Map.
Pin #
49
58
59
60
61
68
69
70
71
SDA_SDO
Pin Name
A2_SS
C1A
C2A
SCL
LOL
SDI
A0
A1
Table 10. Si5369 Pin Descriptions (Continued)
I/O
I/O
O
O
O
I
I
I
I
Signal Level
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Preliminary Rev. 0.4
PLL Loss of Lock Indicator.
This pin functions as the active high PLL loss of lock indicator if
the LOL_PIN register bit is set to one.
0 = PLL locked.
1 = PLL unlocked.
If LOL_PIN = 0, this pin will tristate.
Active polarity is controlled by the LOL_POL bit. The PLL lock
status will always be reflected in the LOL_INT read only register
bit.
CKIN1 Active Clock Indicator.
This pin serves as the CKIN1 active clock indicator. The
CK1_ACTV_REG bit always reflects the active clock status for
CKIN1. If CK1_ACTV_PIN = 1, this status will also be reflected
on the C1A pin with active polarity controlled by the
CK_ACTV_POL bit. If CK1_ACTV_PIN = 0, this output tristates.
CKIN2 Active Clock Indicator.
This pin serves as the CKIN2 active clock indicator. The
CK2_ACTV_REG bit always reflects the active clock status for
CKIN_2. If CK2_ACTV_PIN = 1, this status will also be reflected
on the C2A pin with active polarity controlled by the
CK_ACTV_POL bit. If CK2_ACTV_PIN = 0, this output tristates.
Serial Clock.
This pin functions as the serial port clock input for both SPI and
I
This pin has a weak pull-down.
Serial Data.
In I
tions as the bidirectional serial data port. In SPI microprocessor
control mode (CMODE = 1), this pin functions as the serial data
output.
Serial Port Address.
In I
function as hardware controlled address bits. The I
is 1101 [A2] [A1] [A0]. In SPI microprocessor control mode
(CMODE = 1), these pins are ignored.
This pin has a weak pull-down.
Serial Port Address/Slave Select.
In I
tions as a hardware controlled address bit [A2].
In SPI microprocessor control mode (CMODE = 1), this pin
functions as the slave select input.
This pin has a weak pull-down.
Serial Data In.
In SPI microprocessor control mode (CMODE = 1), this pin
functions as the serial data input.
In I
ignored.
This pin has a weak pull-down.
2
C modes.
2
2
2
2
C microprocessor control mode (CMODE = 0), this pin func-
C microprocessor control mode (CMODE = 0), these pins
C microprocessor control mode (CMODE = 0), this pin func-
C microprocessor control mode (CMODE = 0), this pin is
Description
2
C address
75