Si5369-EVB Silicon Laboratories Inc, Si5369-EVB Datasheet - Page 60

MCU, MPU & DSP Development Tools SI5369 DEV KIT

Si5369-EVB

Manufacturer Part Number
Si5369-EVB
Description
MCU, MPU & DSP Development Tools SI5369 DEV KIT
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of Si5369-EVB

Processor To Be Evaluated
Si5369
Interface Type
I2C, SPI
Operating Supply Voltage
3.3 V
Lead Free Status / Rohs Status
 Details
Reset value = 0001 1111
60
Register 131.
Name
Type
7:5
Bit
Bit
4
3
2
1
0
LOSX_FLG
LOS4_FLG
LOS3_FLG
LOS2_FLG
LOS1_FLG
Reserved
D7
Name
R
D6
R
LOS4_FLG.
CKIN4 Loss-of-Signal Flag.
0: Normal operation.
1: Held version of LOS4_INT. Generates active output interrupt if output interrupt pin is
enabled (INT_PIN=1) and if not masked by LOS4_MSK bit. Flag cleared by writing
location to 0.
LOS3_FLG.
CKIN3 Loss-of-Signal Flag.
0: Normal operation.
1: Held version of LOS3_INT. Generates active output interrupt if output interrupt pin is
enabled (INT_PIN=1) and if not masked by LOS3_MSK bit. Flag cleared by writing
location to 0.
LOS2_FLG.
CKIN2 Loss-of-Signal Flag.
0: Normal operation.
1: Held version of LOS2_INT. Generates active output interrupt if output interrupt pin is
enabled (INT_PIN=1) and if not masked by LOS2_MSK bit. Flag cleared by writing
location to 0.
LOS1_FLG.
CKIN1 Loss-of-Signal Flag.
0: Normal operation.
1: Held version of LOS1_INT. Generates active output interrupt if output interrupt pin is
enabled (INT_PIN=1) and if not masked by LOS1_MSK bit. Flag cleared by writing
location to 0.
LOSX_FLG.
External reference (signal on pins XA/XB) Loss-of-Signal Flag.
0: Normal operation.
1: Held version of LOSX_INT. Generates active output interrupt if output interrupt pin is
enabled (INT_PIN=1) and if not masked by LOSX_MSK bit. Flag cleared by writing
location to 0.
D5
R
LOS4_FLG
R/W
D4
Preliminary Rev. 0.4
LOS3_FLG
R/W
D3
Function
LOS2_FLG
R/W
D2
LOS1_FLG
R/W
D1
LOSX_FLG
R/W
D0

Related parts for Si5369-EVB