ICS1893AF IDT, Integrated Device Technology Inc, ICS1893AF Datasheet - Page 50

no-image

ICS1893AF

Manufacturer Part Number
ICS1893AF
Description
PHYCEIVER LOW PWR 3.3V 48-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Datasheet

Specifications of ICS1893AF

Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
48-SSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Other names
1893AF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS1893AF
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS1893AF
Quantity:
30
Part Number:
ICS1893AFILF
Manufacturer:
IDT
Quantity:
110
Part Number:
ICS1893AFLF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS1893AFT
Manufacturer:
IDT
Quantity:
8 000
7.5.9 10Base-T Operation: Jabber
7.5.10 10Base-T Operation: SQE Test
ICS1893AF, Rev D 10/26/04
The ICS1893AF has an ISO/IEC compliant Jabber Detection Function that, when enabled, monitors the
data stream sent to its Twisted-Pair Transmitter to ensure that it does not exceed the 10Base-T Jabber
activation time limit (that is, the maximum transmission time). For more information, see
“10Base-T: Jabber
When the Jabber Detection Function detects that its transmission time exceeds the maximum Jabber
activation time limit and Jabber Detection is enabled, the ICS1893AF asserts its Collision Detect (COL)
signal. During this ISO/IEC specified ‘jabber de-activation time’, the ICS1893AF transmit data stream is
interrupted and prevented from reaching its Twisted-Pair Transmitter. During this time, when interrupting
the data stream and asserting its COL signal, the ICS1893AF transmits Normal Link Pulses and sets its
QuickPoll Detailed Status Register’s Jabber Detected bit (bit 17.2) to logic one. This bit is a latching high
(LH) bit. (For more information on latching high and latching low bits, see
Bits”
The ICS1893AF provides an STA with the ability to disable the Jabber Detection Function using the Jabber
Inhibit bit (bit 18.5 in the 10Base-T Operations Register). Setting bit 18.5 to logic:
The ICS1893AF has an ISO/IEC compliant Signal Quality Error (SQE) Test Function used exclusively for
10Base-T operations. When enabled, the ICS1893AF performs the SQE Test at the completion of each
transmitted packet (that is, whenever its TX_EN signal transitions from asserted to de-asserted). When the
ICS1893AF executes its SQE Test, it asserts the COL signal to its MAC Interface for a pre-determined time
duration (ISO/IEC specified). [For more information, see
(SQE)”.]
An ICS1893AF SQE Test Function is:
Note:
1. In 10Base-T mode, a bit time has a typical duration of 100 ns.
2. The SQE Test also has the name 10Base-T Heartbeat. For details on the SQE waveforms, see
Zero (the default) enables the Jabber Detection Function.
One disables the Jabber Detection Function.
Enabled only when all the following conditions are true:
Disabled whenever any of the following are true:
– The ICS1893AF is in node mode.
– The ICS1893AF is in half-duplex mode.
– The ICS1893AF has a valid link.
– The 10Base-T Operations Register’s SQE Test Inhibit bit (bit 18.2) is logic zero (the default).
– The ICS1893AF TX_EN signal has transitioned from asserted (high) to de-asserted (low).
– The ICS1893AF is in Repeater mode.
– The ICS1893AF is in full-duplex mode.
– The ICS1893AF detects a link failure.
– The ICS1893AF SQE Test Inhibit bit (bit 18.2) in the 10Base-T Operations Register is logic one. [This
10.5.17, “10Base-T: Heartbeat Timing
ICS1893AF Data Sheet - Release
and
bit provides the Station Management entity (STA) with the ability to disable the SQE Test function.]
Section 8.1.4.2, “Latching Low
Timing”.
Copyright © 2004, Integrated Circuit Systems, Inc.
Bits”.)
All rights reserved.
(SQE)”.
50
Section 10.5.17, “10Base-T: Heartbeat Timing
Section 8.1.4.1, “Latching High
Chapter 7 Functional Blocks
Section 10.5.18,
October, 2004
Section

Related parts for ICS1893AF