PIC18F2320-I/SP Microchip Technology Inc., PIC18F2320-I/SP Datasheet - Page 151

• Manufacturer Part Number: PIC18F2320-I/SP
• Description: Microcontroller; 8 KB Flash; 512 RAM; 256 EEPROM; 25 I/O; 28-Pin-SPDIP
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F2320-I/SP

• A/d Inputs: 10-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 10 MIPS
• Eeprom Memory: 256 Bytes
• Input Output: 25
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 28-pin SPDIP
• Programmable Memory: 8K Bytes
• Ram Size: 512 Bytes
• Speed: 20 MHz
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

16.4.4
In half-bridge applications, where all power switches
are modulated at the PWM frequency at all times, the
power switches normally require more time to turn off
than to turn on. If both the upper and lower power
switches are switched at the same time (one turned on
and the other turned off), both switches may be on for
a short period of time until one switch completely turns
off. During this brief interval, a very high current (shoot-
through current) may flow through both power
switches, shorting the bridge supply. To avoid this
potentially destructive shoot-through current from flow-
ing during switching, turning on either of the power
switches is normally delayed to allow the other switch
to completely turn off.
In the Half-Bridge Output mode, a digitally program-
mable dead band delay is available to avoid shoot-
through current from destroying the bridge power
switches. The delay occurs at the signal transition from
the non-active state to the active state. See Figure 16-4
for illustration. The lower seven bits of the PWM1CON
register (Register 16-2) set the delay period in terms of
microcontroller instruction cycles (T
16.4.5
When the ECCP is programmed for any of the
enhanced PWM modes, the active output pins may be
configured for auto-shutdown. Auto-shutdown immedi-
ately places the enhanced PWM output pins into a
defined shutdown state when a shutdown event
occurs.
REGISTER 16-2:
 2003 Microchip Technology Inc.
bit 7
bit 6-0
PROGRAMMABLE DEAD BAND
DELAY
ENHANCED PWM
AUTO-SHUTDOWN
PWM1CON: PWM CONFIGURATION REGISTER
bit 7
PRSEN: PWM Restart Enable bit
1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event
0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM
PDC<6:0>: PWM Delay Count bits
Number of F
transition active and the actual time it transitions active.
Legend:
R = Readable bit
- n = Value at POR
PRSEN
R/W-0
goes away; the PWM restarts automatically
CY
OSC
R/W-0
PDC6
or 4 T
/4 (4 * T
OSC
PIC18F2220/2320/4220/4320
).
OSC
R/W-0
PDC5
) cycles between the scheduled time when a PWM signal should
W = Writable bit
‘1’ = Bit is set
R/W-0
PDC4
A shutdown event can be caused by either of the two
comparator modules or the INT0 pin (or any combina-
tion of these three sources). The comparators may be
used to monitor a voltage input proportional to a current
being monitored in the bridge circuit. If the voltage
exceeds a threshold, the comparator switches state
and triggers a shutdown. Alternatively, a digital signal
on the INT0 pin can also trigger a shutdown. The auto-
shutdown feature can be disabled by not selecting any
auto-shutdown sources. The auto-shutdown sources to
be used are selected using the ECCPAS2:ECCPAS0
bits (ECCPAS<6:4>).
When a shutdown occurs, the output pins are asyn-
chronously placed in their shutdown states, specified
by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits
(ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/
P1D) may be set to drive high, drive low or be tri-stated
(not driving). The ECCPASE bit (ECCPAS<7>) is also
set to hold the enhanced PWM outputs in their
shutdown states.
The ECCPASE bit is set by hardware when a shutdown
event occurs. If automatic restarts are not enabled, the
ECCPASE bit is cleared by firmware when the cause of
the shutdown clears. If automatic restarts are enabled,
the ECCPASE bit is automatically cleared when the
cause of the auto-shutdown has cleared.
If the ECCPASE bit is set when a PWM period begins,
the PWM outputs remain in their shutdown state for that
entire PWM period. When the ECCPASE bit is cleared,
the PWM outputs will return to normal operation at the
beginning of the next PWM period.
Note:
R/W-0
PDC3
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
Writing to the ECCPASE bit is disabled
while a shutdown condition is active.
R/W-0
PDC2
x = Bit is unknown
R/W-0
PDC1
DS39599C-page 149
R/W-0
PDC0
bit 0