PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 57

• Manufacturer Part Number: PIC17C756A-33/L
• Description: 68 PIN, 32 KB OTP, 902 RAM, 50 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC17C756A-33/L

• A/d Inputs: 12-Channel, 10-Bit
• Cpu Speed: 8.25 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 52
• Interface: I2C/SPI/USART
• Memory Type: OTP
• Number Of Bits: 8
• Package Type: 68-pin PLCC
• Programmable Memory: 32K Bytes
• Ram Size: 902 Bytes
• Speed: 16 MHz
• Timers: 2-8-bit, 2-16-bit
• Voltage, Range: 3-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part

7.8
The BSR is used to switch between banks in the data
memory area (Figure 7-9). In the PIC17C7XX devices,
the entire byte is implemented. The lower nibble is
used to select the peripheral register bank. The upper
nibble is used to select the general purpose memory
bank.
All the Special Function Registers (SFRs) are mapped
into the data memory space. In order to accommodate
the large number of registers, a banking scheme has
been used. A segment of the SFRs, from address 10h
to address 17h, is banked. The lower nibble of the bank
select register (BSR) selects the currently active
“peripheral bank.” Effort has been made to group the
peripheral registers of related functionality in one bank.
However, it will still be necessary to switch from bank to
FIGURE 7-9:
Note 1: For the SFRs only Banks 0 through 8 are implemented. Selection of an unimplemented bank is not recommended.
Address
Range
2000 Microchip Technology Inc.
10h
17h
20h
FFh
2: For the GPRs, Bank 3 is unimplemented on the PIC17C752 and the PIC17C762. Selection of an unimplemented bank
3: SFR Bank 8 is only implemented on the PIC17C76X.
BSR
7
Bank Select Register (BSR)
(2)
Bank 15 is reserved for Microchip use, reading of registers in this bank may cause random values to be read.
is not recommended.
4 3
Bank 0
Bank 0
(1)
0
0
0
BSR OPERATION
Bank 1
Bank 1
1
1
Bank 2
Bank 2
2
2
Bank 3
Bank 3
3
3
Bank 4
Bank 4
4
4
Bank 5
5
Bank 6
bank in order to address all peripherals related to a sin-
gle task. To assist this, a MOVLB bank instruction has
been included in the instruction set.
The need for a large general purpose memory space
dictated a general purpose RAM banking scheme. The
upper nibble of the BSR selects the currently active
general purpose RAM bank. To assist this, a MOVLR
bank instruction has been provided in the instruction
set.
If the currently selected bank is not implemented (such
as Bank 13), any read will read all '0's. Any write is
completed to the bit bucket and the ALU status bits will
be set/cleared as appropriate.
6
Note:
Bank 7
7
Registers in Bank 15 in the Special Func-
tion Register area, are reserved for
Microchip use. Reading of registers in this
bank may cause random values to be read.
Bank 8
8
Bank 15
Bank 15
PIC17C7XX
15
15
SFR
Banks
GPR
Banks
DS30289B-page 57
(Peripheral)
(RAM)