PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 114

no-image

PIC17C756A-33/L

Manufacturer Part Number
PIC17C756A-33/L
Description
68 PIN, 32 KB OTP, 902 RAM, 50 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC17C756A-33/L

A/d Inputs
12-Channel, 10-Bit
Cpu Speed
8.25 MIPS
Eeprom Memory
0 Bytes
Input Output
52
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
68-pin PLCC
Programmable Memory
32K Bytes
Ram Size
902 Bytes
Speed
16 MHz
Timers
2-8-bit, 2-16-bit
Voltage, Range
3-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC17C756A-33/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
1 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
20 000
PIC17C7XX
13.2.4
When TMR3CS is set, the 16-bit TMR3 increments on
the falling edge of clock input TCLK3. The input on the
RB5/TCLK3 pin is sampled and synchronized by the
internal phase clocks, twice every instruction cycle.
This causes a delay from the time a falling edge
appears on TCLK3 to the time TMR3 is actually incre-
mented. For the external clock input timing require-
ments, see the Electrical Specification section.
Figure 13-7 shows the timing diagram when operating
from an external clock.
EXAMPLE 13-2:
EXAMPLE 13-3:
FIGURE 13-7:
DS30289B-page 114
PR1, PR2, or PR3H:PR3L
BSF
MOVFP
MOVFP
BCF
MOVPF
MOVPF
MOVFP
CPFSLT
RETURN
MOVPF
MOVPF
RETURN
TMR1, TMR2, or TMR3
EXTERNAL CLOCK INPUT FOR
TIMER3
CPUSTA, GLINTD
RAM_L,
RAM_H,
CPUSTA, GLINTD
TMR3L, TMPLO
TMR3H, TMPHI
TMPLO, WREG
TMR3L
TMR3L, TMPLO
TMR3H, TMPHI
Instruction
Executed
WR_TMR
or TCLK3
RD_TMR
TCLK12
TMRxIF
WRITING TO TMR3
READING FROM TMR3
TIMER1, TIMER2 AND TIMER3 OPERATION (IN COUNTER MODE)
TMR3L
TMR3H
Q1Q2Q3Q4 Q1Q2Q3Q4 Q1Q2Q3Q4 Q1Q2Q3Q4 Q1Q2Q3Q4Q1Q2Q3Q4
Note 1: TCLK12 is sampled in Q2 and Q4.
’A9h’
34h
3: The latency from TCLK12
2:
; read low TMR3
; read high TMR3
; tmplo
; TMR3L < wreg?
; no then return
; read low TMR3
; read high TMR3
; return
; Disable interrupts
;
;
; Done, enable interrupts
indicates a sampling point.
Write to TMRx
MOVWF
TMRx
35h
wreg
Read TMRx
TMRx,W
MOVFP
A8h
13.2.5
Since Timer3 is a 16-bit timer and only 8-bits at a time
can be read or written, care should be taken when
reading or writing while the timer is running. The best
method is to stop the timer, perform any read or write
operation and then restart Timer3 (using the TMR3ON
bit). However, if it is necessary to keep Timer3 free-
running, care must be taken. For writing to the 16-bit
TMR3, Example 13-2 may be used. For reading the 16-
bit TMR3, Example 13-3 may be used. Interrupts must
be disabled during this routine.
to timer increment is between 2Tosc and 6Tosc.
Read TMRx
TMRx,W
MOVFP
READING/WRITING TIMER3
A9h
2000 Microchip Technology Inc.
’A9h’
00h

Related parts for PIC17C756A-33/L