LAN9311-NU SMSC, LAN9311-NU Datasheet - Page 449

IC ETHER SW 2PRT 16BIT 128-VTQFP

LAN9311-NU

Manufacturer Part Number
LAN9311-NU
Description
IC ETHER SW 2PRT 16BIT 128-VTQFP
Manufacturer
SMSC
Type
Two Port Managed Ethernet Switchr
Datasheets

Specifications of LAN9311-NU

Controller Type
Ethernet Switch Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
For Use With
638-1076 - EVALUATION BOARD LAN9311-NU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1075

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311-NU
Manufacturer:
CINCERA
Quantity:
3 023
Part Number:
LAN9311-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9311-NU
Manufacturer:
SMSC
Quantity:
20 000
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
15.5.6
SYMBOL
t
t
t
t
cycle
t
t
t
csdv
t
t
csh
asu
don
doff
doh
csl
ah
A[x:1], END_SEL
RX Data FIFO Direct PIO Read Cycle Timing
Please refer to
description of this mode.
FIFO_SEL
Note: A RX Data FIFO direct PIO read cycle begins when both nCS and nRD are asserted. The cycle
nCS, nRD
Read Cycle Time
CS, nRD Assertion Time
nCS, nRD De-assertion Time
nCS, nRD Valid to Data Valid
Address, FIFO_SEL Setup to nCS, nRD Valid
Address, FIFO_SEL Hold Time
Data Buffer Turn On Time
Data Buffer Turn Off Time
Data Output Hold Time
D[15:0]
ends when either or both nCS and nRD are de-asserted. They may be asserted and de-
asserted in any order.
Table 15.10 RX Data FIFO Direct PIO Read Cycle Timing Values
Figure 15.6 RX Data FIFO Direct PIO Read Cycle Timing
Section 8.5.6, "RX Data FIFO Direct PIO Reads," on page 109
DESCRIPTION
t
asu
DATASHEET
t
don
t
csdv
449
t
csl
t
cycle
t
doh
MIN
45
32
13
0
0
0
0
t
t
doff
ah
TYP
t
csh
Revision 1.7 (06-29-10)
MAX
30
9
for a functional
UNITS
nS
nS
nS
nS
nS
nS
nS
nS
nS

Related parts for LAN9311-NU