MC68030RC40C Freescale Semiconductor, MC68030RC40C Datasheet - Page 305

• Manufacturer Part Number: MC68030RC40C
• Description: IC MPU 32BIT ENHANCED 128-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68030RC40C

• Processor Type: M680x0 32-Bit
• Speed: 40MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 128-PGA
• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 40MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 128
• Package Type: PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

9
9-4
I
I
1
I
63
31
63
31
31
31
31
with all tag entries in the ATC. When the access address and function code
the ATC outputs the corresponding physical address to the bus controller,
The ATC in the MMU is a fully associative cache that stores 22 logical-to-
the logical address and function code internally supplied by the processor
which continues the external bus cycle. Function codes are routed to the bus
controller unmodified.
When the ATC does not contain the translation for a logical address (a miss
tables in memory for the correct translation. If the table search completes
the physical address for the access, allowing the bus controller to retry the
physical address translations and associated page information. It compares
matches a tag in the ATC (a hit occurs) and no access violation is detected,
Each ATC entry contains a logical address, a physical address, and status
bits. Among the status bits are the write protect and cache inhibit bits.
occurs) and an external bus cycle is required, the MMU aborts the access
and causes the processor to initiate bus cycles that search the translation
without any errors, the MMU stores the translation in the ATC and provides
original bus cycle.
Figure 9-2. MMU Programming Model
TRANSPARENT TRANSLATION 0
TRANSPARENT TRANSLATION 1
MC68030 USER'S MANUAL
TRANSLATION CONTROL
SUPERVISOR R00T
CPU
POINTER
POINTER
I
ROOT
15
MMU STATUS (MMUSR)
32
32
0
0
0
0
0
0
I
I
I
I
I
I
~__ STATUS
MOTOROLA
AODRESS
TRANSLATION
CONTROL
REGI S TERS
INFORMATION
REGI S TER