Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 128
Z0847006PSG
Manufacturer Part Number
Z0847006PSG
Description
IC 6MHZ Z80 NMOS DART 40-DIP
Manufacturer
Zilog
Series
Z80r
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z0847006PSG
Processor Type
Z80
Features
Dual Channel Asynchronous Receiver/Transmitter (DART)
Speed
6MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Mounting Style
Through Hole
Cpu Speed
6MHz
Digital Ic Case Style
DIP
No. Of Pins
40
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
847006
Rohs Compliant
Yes
Clock Frequency
6MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z0847006PSG
Manufacturer:
Zilog
Quantity:
22
- Current page: 128 of 330
- Download datasheet (3Mb)
UM008101-0601
< % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
end of the service routine, the CPU writes a RESET AND DISABLE
INTERRUPTS command, then an ENABLE INTERRUPTS command,
and then an ENABLE DMA command before executing its return-from-
interrupt instruction.
This command, when followed by an ENABLE INTERRUPTS command,
takes the place of the Z80 RETI instruction. It is not needed in a Z80 envi-
ronment. Because RESET AND DISABLE INTERRUPTS unforces a
FORCED-READY condition, the RESET AND DISABLE INTERRUPTS
must precede a FORCE READY command when the latter is used.
Enable After RETI (B7)
This command is used only when the DMA is operated in the Interrupt On
Ready mode (programmed in WR4). It enables the DMA to request the bus
again after returning from an interrupt. This command is always used in
Z80 CPU environments to get further bus requesting after an Interrupt on
Ready. It is sometimes used in other environments, such as the 8080.
An Interrupt on Ready (IOR) latch is set during such an interrupt. This latch
prevents the DMA from requesting the bus from the time the Ready line
goes active until the time the latch is reset by the ENABLE AFTER RETI
command (in Z80 and some other environments, there is an overlap in bus-
request prevention by the IOR and the IUS latches).
In a Z80 CPU interrupt service routine, the order of DMA commands and
CPU instructions MUST be:
1. •
2. •
3. •
4. ENABLE AFTER RETI command
5. ENABLE DMA command
Direct Memory Access
Related parts for Z0847006PSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Customer Procurement Spec(CPS)
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: