EP3C5M164C7N Altera, EP3C5M164C7N Datasheet - Page 115

• Manufacturer Part Number: EP3C5M164C7N
• Description: IC CYCLONE III FPGA 5K 164 MBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C5M164C7N

• Number Of Logic Elements/cells: 5136
• Number Of Labs/clbs: 321
• Total Ram Bits: 423936
• Number Of I /o: 106
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 164-MBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 5136
• # I/os (max): 106
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 5136
• Ram Bits: 423936
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 164
• Package Type: MBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2559

Chapter 6: I/O Features in the Cyclone III Device Family
Termination Scheme for I/O Standards
Figure 6–9. Cyclone III Device Family Differential SSTL I/O Standard Termination
Note to
(1) Only Differential SSTL-2 I/O standard supports Class II output.
© December 2009
Termination
Termination
On-Board
External
Figure
OCT
6–9:
Altera Corporation
Cyclone III Device
Family Series OCT
Transmitter
Transmitter
50
Figure 6–8. Cyclone III Device Family Differential HSTL I/O Standard Termination
Differential SSTL Class I
25
25
50
50
50
50
50
50
V TT
V TT
Termination
Termination
50
On-Board
50
External
V TT
OCT
V TT
Receiver
Receiver
Cyclone III Device
Family Series OCT
Transmitter
Transmitter
50
Cyclone III Device
Family Series OCT
Transmitter
Transmitter
25
Differential HSTL
V TT
V TT
50
V TT
25
25
Differential SSTL Class II
50
V TT V TT
(Note 1)
V TT
V TT
V TT
50
50
Cyclone III Device Handbook, Volume 1
50
50
50
50
Receiver
Receiver
50
50
V TT
V TT V TT
50
V TT
50
Receiver
Receiver
6–15