WJLXT385LE.B1 Cortina Systems Inc, WJLXT385LE.B1 Datasheet - Page 119

no-image

WJLXT385LE.B1

Manufacturer Part Number
WJLXT385LE.B1
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of WJLXT385LE.B1

Lead Free Status / RoHS Status
Supplier Unconfirmed
Document Number: 249252
Revision Number: 006
Revision Date: 19-Jan-2006
Figure 26. Motorola Processor Multiplexed Interface - Read Timing
D7-D0
R/W
ACK
INT
AS
CS
DS
Figure 26
multiplexed interface, and a read cycle takes place.
tSAR
is a timing diagram for the Motorola processor in the Host Processor mode with a
tSRW
tASDS
ADDRESS
tHAR
tSCS
tDACKP
tPDS
tPACK
Intel
tVDS
®
LXT385 Octal E1 S/H PCM Transceiver with JA
tVAS
DATA OUT
tDSAS
tDZ
tINT
tDACK
tHCS
tHRW
119

Related parts for WJLXT385LE.B1