MPC8315E-RDBA Freescale, MPC8315E-RDBA Datasheet - Page 96

no-image

MPC8315E-RDBA

Manufacturer Part Number
MPC8315E-RDBA
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC8315E-RDBA

Lead Free Status / RoHS Status
Compliant
Clocking
24 Clocking
Figure 62
1
2
96
SD_REF_CLK_B
SD_REF_CLK
125-MHz source
GTX_CLK125
125/100 MHz
USB_CR_CLK_IN
USB_CR_CLK_OUT
SYS_CR_CLK_IN
USB_CLK_IN
SYS_CLK_IN
SYS_CR_CLK_OUT
Multiplication factor M = 1, 1.5, 2, 2.5, and 3. Value is decided by RCWLR[COREPLL].
Multiplication factor L = 2, 3, 4 and 5. Value is decided by RCWLR[SPMF].
Crystal
Crystal
CFG_CLKIN
_DIV
shows the internal distribution of clocks within the MPC8315E.
+
MPC8315E PowerQUICC
-
Converter
Protocol
eTSEC
USB Mac
USB PHY
PLL
PCVTR Mux
mux
/1,/2
MPC8315E
PLL
PCI Express
x L
System
Converter
SerDes PHY
Figure 62. MPC8315E Clock Subsystem
Protocol
PLL
2
TDM
/n
Divider (÷2)
PCI Clock
II Pro Processor Hardware Specifications, Rev. 0
Clock
Unit
csb_clk to rest
of the device
csb_clk
ddr_clk
lbc_clk
To local bus
x M
SATA PHY
to DDR
memory
controller
Core PLL
SATA Controller
1
Sys Ref
Clock
Divider
DDR
/n
Clock
Divider
LBC
e300c3 core
1
0
/2
core_clk
RTC
PLL
3
MEMC_MCK
MEMC_MCK
LCLK[0:1]
PCI_CLK_OUT[0:2]
PCI_CLK/
PCI_SYNC_IN
RTC_CLK (32 kHz)
PCI_SYNC_OUT
Freescale Semiconductor
SATA_CLK_IN
125/150 MHz
50/75/100/
Local Bus
Memory
Device
DDR
Memory
Device