LPC1764FBD100 NXP Semiconductors, LPC1764FBD100 Datasheet - Page 6

no-image

LPC1764FBD100

Manufacturer Part Number
LPC1764FBD100
Description
IC, 32BIT MCU ARM CORTEX 100MHZ LQFP-100
Manufacturer
NXP Semiconductors
Datasheets

Specifications of LPC1764FBD100

Controller Family/series
(ARM Cortex)
No. Of I/o's
70
Ram Memory Size
32KB
Cpu Speed
100MHz
No. Of Timers
4
Interface
CAN, I2C, SPI, UART
Core Size
32 Bit
Program Memory Size
128KB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1764FBD100
Manufacturer:
MICROCHIP
Quantity:
4 300
Part Number:
LPC1764FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1764FBD100
0
Part Number:
LPC1764FBD100,551
Quantity:
9 999
Part Number:
LPC1764FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
6. Pinning information
Table 3.
LPC1768_66_65_64_2
Objective data sheet
Symbol
P0[0] to P0[31]
P0[0]/RD1/TXD3/
SDA1
P0[1]/TD1/RXD3/
SCL1
P0[2]/TXD0/AD0[7] 98
P0[3]/RXD0/AD0[6] 99
P0[4]/
I2SRX_CLK/
RD2/CAP2[0]
Pin description
6.1 Pinning
6.2 Pin description
Pin
46
47
81
[1]
[1]
[2]
[2]
[1]
Fig 2.
Type
I/O
I/O
I
O
I/O
I/O
O
I
I/O
I/O
O
I
I/O
I
I
I/O
I/O
I
I
Pin configuration LQFP100 package
Description
Port 0: Port 0 is a 32-bit I/O port with individual direction controls for each bit. The
operation of port 0 pins depends upon the pin function selected via the pin connect
block. Pins 12, 13, 14, and 31 of this port are not available.
P0[0] — General purpose digital input/output pin.
RD1 — CAN1 receiver input.
TXD3 — Transmitter output for UART3.
SDA1 — I
P0[1] — General purpose digital input/output pin.
TD1 — CAN1 transmitter output.
RXD3 — Receiver input for UART3.
SCL1 — I
P0[2] — General purpose digital input/output pin.
TXD0 — Transmitter output for UART0.
AD0[7] — A/D converter 0, input 7.
P0[3] — General purpose digital input/output pin.
RXD0 — Receiver input for UART0.
AD0[6] — A/D converter 0, input 6.
P0[4] — General purpose digital input/output pin.
I2SRX_CLK — Receive Clock. It is driven by the master and received by the
slave. Corresponds to the signal SCK in the I
(LPC1768/66/65 only).
RD2 — CAN2 receiver input.
CAP2[0] — Capture input for Timer 2, channel 0.
Rev. 02 — 11 February 2009
2
2
C1 clock input/output (this is not an I
C1 data input/output (this is not an I
25
1
LPC176xFBD100
32-bit ARM Cortex-M3 microcontroller
LPC1768/66/65/64
002aad945
75
51
2
S-bus specification .
2
2
C-bus compliant open-drain pin).
C-bus compliant open-drain pin).
© NXP B.V. 2009. All rights reserved.
6 of 72

Related parts for LPC1764FBD100