FIN210ACMLX Fairchild Semiconductor, FIN210ACMLX Datasheet - Page 13

no-image

FIN210ACMLX

Manufacturer Part Number
FIN210ACMLX
Description
IC SER/DES 10BIT 32-MLP
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of FIN210ACMLX

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AC Electrical Characteristics
Values are provided for over-supply voltage and operating temperature ranges, unless otherwise specified.
Deserializer AC Electrical Characteristics
Notes:
5.
6.
Logic Timing Controls
© 2009 Fairchild Semiconductor Corporation
FIN210AC • Rev. 1.0.3
Symbol Parameter
Symbol
t
RCOL
t
t
t
t
t
PDV
t
RFD
RFC
PLZ
PLH
t
t
PHL_DIR
DISDES
DISSER
Parameter is characterized, but not production tested.
The average bit time “a” is a function of the serializer CKREF frequency; a=(1/f)/12.
, t
_
DIR
PHZ
,
Output Rise/Fall Time Data
(20% to 80%)
Output Rise/Fall Time CKP
(20% to 80%)
Setup: DIRI= 0, CKSI and DS are valid signals.
Data Valid
DP [1:10]
CKP
Parameter
Propagation Delay DIRI to /DIRO
Propagation Delay DIRI to DP
Deserializer Disable Time: S0 or S1 LOW to DPTri-State; DIRI=0,
Note: If S0(2) is transitioning, S1(1) must =0 for test to be valid.
Serializer Disable Time: S0 or S1 LOW to CKP HIGH
S 1 o r S 0
C K P
t
DP
DISDES
50%
t
75%
RCOH
t
RCOP
Data
t
RCOL
25%
50%
t
PDV
(Continued)
Test Conditions
f
f
f
f
Data Valid to CKP HIGH (Rising Edge
STROBE), C
C
C
STRB
STRB
STRB
STRB
L
L
=8pF
=8pF
=f
=f
=.5x f
=.5x f
CKREF
CKREF
13
CKREF
CKREF
L
=5pF
Test Conditions
DIRI L->H or H->L
DIRI L->H or H->L
DIRI=1; S1(0) and S0(1)=H->L
PWS1
0
0
1
1
S1=0,S0=1
S1=1,S0=0
S1=1,S0=1
S1=0,S0=1
S1=1,S0=0
S1=1,S0=1
PWS0
0
1
0
1
12a-3
16a-3
Min.
6a-3
6a-3
8a-3
Min.
Typ.
3
8
5
2
7
4
Typ.
www.fairchildsemi.com
12a+3
16a+3
Max.
6a+3
6a+3
8a+3
Max.
17
25
25
25
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for FIN210ACMLX