ATA5773-DK1 Atmel, ATA5773-DK1 Datasheet - Page 124

• Manufacturer Part Number: ATA5773-DK1
• Description: BOARD XMITTER FOR ATA5773 315MHZ
• Manufacturer: Atmel
• Type: Transmitterr

Specifications of ATA5773-DK1

• Frequency: 315MHz
• Maximum Frequency: 315 MHz
• Supply Voltage (max): 4 V
• Supply Voltage (min): 2 V
• Supply Current: 9 mA
• Product: RF Development Tools
• For Use With/related Products: ATA5773
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.17.2
4.17.2.1
124
Atmel ATA5771/73/74
Register Description
GTCCR – General Timer/Counter Control Register
Each half period of the external clock applied must be longer than one system clock cycle to
ensure correct sampling. The external clock must be guaranteed to have less than half the
system clock frequency (f
uses sampling, the maximum frequency of an external clock it can detect is half the sampling
frequency (Nyquist sampling theorem). However, due to variation of the system clock fre-
quency and duty cycle caused by Oscillator source (crystal, resonator, and capacitors)
tolerances, it is recommended that maximum frequency of an external clock source is less
than f
An external clock source can not be prescaled.
Figure 4-51. Prescaler for Timer/Counter0
Note:
• Bit 7 – TSM: Timer/Counter Synchronization Mode
Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode,
the value that is written to the PSR10 bit is kept, hence keeping the Prescaler Reset signal
asserted. This ensures that the Timer/Counter is halted and can be configured without the risk
of advancing during configuration. When the TSM bit is written to zero, the PSR10 bit is
cleared by hardware, and the Timer/Counter start counting.
• Bit 0 – PSR10: Prescaler 0 Reset Timer/Counter n
When this bit is one, the Timer/Countern prescaler will be Reset. This bit is normally cleared
immediately by hardware, except if the TSM bit is set.
Bit
0x23 (0x43)
Read/Write
Initial Value
clk_I/O
1. The synchronization logic on the input pins (
/2.5.
PSR10
clk
T0
I/O
TSM
R/W
7
0
Synchronization
R
6
–
0
ExtClk
< f
Clear
clk_I/O
R
5
–
0
/2) given a 50/50% duty cycle. Since the edge detector
R
4
–
0
T0)
R
3
–
0
is shown in
R
2
–
0
clk
Figure 4-50 on page 123
T0
R
1
–
0
PSR10
R/W
0
0
9137E–RKE–12/10
GTCCR
.