HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 16

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Rev. 5.00 May 29, 2006 page xiv of xlviii
Item
9.5.2 Register
Description
Compare Match Timer
Control/Status
Register (CMCSR)
9.5.3 Operation
Period Count
Operation
CMCNT Count Timing
Figure 9.28 Count
Timing
Page
294
295
296
Revision (See Manual for Details)
Description amended
The compare match timer control/status register (CMCSR) is a
16-bit register that indicates the occurrence of compare
matches,
incrementation.
Table amended
Description amended
When a clock is selected with the CKS1 and CKS0 bits of the
CMCSR register and the STR0 bit of the CMSTR is set to 1, the
CMCNT begins incrementing with the selected clock. ...
Description amended
One of four clocks (P /4, P /8, P /16, P /64) obtained by
dividing the peripheral clock (P ) can be selected by the CKS1
and CKS0 bits of the CMCSR. Figure 9.28 shows the timing.
Figure amended
Bit
1
0
Peripheral clock (P )
CMCNT0 input clock
Bit Name
CKS1
CKS0
CMT clock
CMCNT0
Initial Value
0
0
and establishes the clock used for
N-1
R/W
R/W
R/W
Description
Clock select 1 and 0
These bits select the clock input to the CMCNT
from among the four clocks obtained by dividing
the peripheral clock (P ). When the STR0 bit of
the CMSTR is set to 1, the CMCNT begins
incrementing with the clock selected by CKS1 and
CKS0.
00: P /4
01: P /8
10: P /16
11: P /64

Related parts for HD6417706F133