ATTINY167-15MZ Atmel, ATTINY167-15MZ Datasheet - Page 141
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATTINY167-15MZ
Manufacturer Part Number
ATTINY167-15MZ
Description
MCU AVR 16K FLASH 15MHZ 32-QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY167-15MD.pdf
(283 pages)
Specifications of ATTINY167-15MZ
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, LIN, SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
16
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
For Use With
ATSTK600-SOIC - STK600 SOCKET/ADAPTER FOR SOIC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATTINY167-15MZ
Manufacturer:
ATMEL
Quantity:
670
- Current page: 141 of 283
- Download datasheet (5Mb)
7728G–AVR–06/10
The interconnection between Master and Slave CPUs with SPI is shown in
system consists of two shift Registers, and a Master clock generator. The SPI Master initiates
the communication cycle when pulling low the Slave Select SS pin of the desired Slave. Mas-
ter and Slave prepare the data to be sent in their respective shift Registers, and the Master
generates the required clock pulses on the SCK line to interchange data. Data is always
shifted from Master to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Mas-
ter on the Master In – Slave Out, MISO, line. After each data packet, the Master will
synchronize the Slave by pulling high the Slave Select, SS, line.
When configured as a Master, the SPI interface has no automatic control of the SS line. This
must be handled by user software before communication can start. When this is done, writing
a byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the
eight bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end
of transmission flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR Register is set,
an interrupt is requested. The Master may continue to shift the next byte by writing it into
SPDR, or signal the end of packet by pulling high the Slave Select, SS line. The last incoming
byte will be kept in the Buffer Register for later use.
When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as
long as the SS pin is driven high. In this state, software may update the contents of the SPI
Data Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK
pin until the SS pin is driven low. As one byte has been completely shifted, the end of trans-
mission flag, SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an
interrupt is requested. The Slave may continue to place new data to be sent into SPDR before
reading the incoming data. The last incoming byte will be kept in the Buffer Register for later
use.
Figure 13-2. SPI Master-slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register before
the entire shift cycle is completed. When receiving data, however, a received character must
be read from the SPI Data Register before the next character has been completely shifted in.
Otherwise, the first byte is lost.
In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure
correct sampling of the clock signal, the frequency of the SPI clock should never exceed
f
clkio
/4.
ATtiny87/ATtiny167
SHIFT
ENABLE
Figure
13-2. The
141
Related parts for ATTINY167-15MZ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATtiny167](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATtiny167 Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY167-XU](/photos/39/70/397036/tssop20_tmb.jpg)
Part Number:
Description:
IC MCU AVR 16K FLASH 20TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY167-15MD](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 16K FLASH 15MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY167-15SZ](/photos/6/80/68042/453-20-soic_tmb.jpg)
Part Number:
Description:
MCU AVR 16K FLASH 15MHZ 20-SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY167-15XD](/photos/6/80/68045/313-20-tssop_tmb.jpg)
Part Number:
Description:
MCU AVR 16K FLASH 15MHZ 20-TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY167-15XZ](/photos/6/80/68045/313-20-tssop_tmb.jpg)
Part Number:
Description:
MCU AVR 16K FLASH 15MHZ 20-TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY167-SU](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 16K FLASH 20SOIC
Manufacturer:
Atmel
Datasheet: