M30620FCAFP#D5 Renesas Electronics America, M30620FCAFP#D5 Datasheet - Page 389

IC M16C MCU FLASH 128K 100LQFP

M30620FCAFP#D5

Manufacturer Part Number
M30620FCAFP#D5
Description
IC M16C MCU FLASH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30620FCAFP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Manufacturer:
QFP
Quantity:
513
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Quantity:
1 640
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30620FCAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Clock-Synchronous Serial I/O
2-70
Figure 2.4.14. Set-up procedure of reception in clock-synchronous serial I/O mode (1)
b7
Setting UARTi transmit/receive mode register (i=0 to 2)
b7
0
Setting UARTi transmit/receive control register 0 (i=0 to 2)
0 0
Setting UART transmit/receive control register 2 and UART2 transmit/receive control register 1
b7
0 0
0
1
0 0
0
1
0 1
b0
b0
b0
Invalid in clock synchronous I/O mode
Invalid in clock synchronous I/O mode
Sleep select bit
Must be fixed to “001”
Internal/external clock select bit
Invalid in clock synchronous I/O
mode
CTS/RTS function select bit
(Valid when bit 4 = “0”)
BRG count source select bit
Transmit register empty flag
CTS/RTS disable bit
Data output select bit
CLK polarity select bit
Transfer format select bit
UART0 continuous receive mode enable bit
UART1 continuous receive mode enable bit
Valid when bit 5 = “1”
CLK/CLKS select bit 1
Reserved bit
1 : External clock
Must always be “0” in clock synchronous I/O mode
b1 b0
UART0 transmit/receive mode register
U0MR
UART1 transmit/receive mode register
U1MR
1 : RTS function is selected
0 : Continuous receive mode disabled
0 : Continuous receive mode disabled
Must always be set to “0”
UART0 transmit/receive control register 0
U0C0 [Address 03A4
UART1 transmit/receive control register 0
U1C0 [Address 03AC
0 0 : f
0 1 : f
1 0 : f
1 1 : Must not be set
0 : Data present in transmit register
1 : No data present in transmit register
0 : CTS/RTS function enabled
0 : TxDi pin is CMOS output
1 : TxDi pin is N-channel open-drain output
0 : Transmission data is output at falling edge
0 : LSB first
0 : Normal mode (CLK output is CLK1 only)
UART transmit/receive control register 2
UCON [Address 03B0
(during transmission)
(transmission completed)
of transfer clock and reception data is input
at rising edge
1
8
32
[Address
[Address
is selected
is selected
is selected
03A0
03A8
16
16
16
16
]
]
]
16
]
]
Continued to the next page
b7
b7
0
0 0
b7
0 0
0
0
1
0
1
0 1
b0
b0
b0
Must be fixed to “001”
Internal/external clock select bit
Invalid in clock synchronous I/O mode
Invalid in clock synchronous I/O mode
Invalid in clock synchronous I/O mode
T
UART2 continuous receive mode enable bit
Error signal output enable bit
BRG count source select bit
CTS/RTS function select bit
(Valid when bit 4 = “0”)
Transmit register empty flag
CTS/RTS disable bit
CLK polarity select bit
Transfer format select bit
Data logic select bit
UART2 transmit/receive mode register
U2MR
1 : External clock
X
Usually set to “0”
b1 b0
UART2 transmit/receive control register 0
U2C0 [Address
0 : Continuous receive mode disabled
0 : No reverse
Must always be “0” in clock synchronous I/O mode
0 0 : f
0 1 : f
1 0 : f
1 1 : Must not be set
1 : RTS function is selected
0 : Data present in transmit register
1 : No data present in transmit register
0 : CTS/RTS function enabled
0 : Transmission data is output at falling edge
0 : LSB first
UART2 transmit/receive control register 1
U2C1 [Address 037D
D, R
(during transmission)
(transmission completed)
of transfer clock and reception data is input
at rising edge
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
X
1
8
32
[Address
D I/O polarity reverse bit
is selected
is selected
is selected
0378
037C
16
16
]
]
16
]
M16C / 62A Group
Mitsubishi microcomputers

Related parts for M30620FCAFP#D5