M30620FCAFP#D5 Renesas Electronics America, M30620FCAFP#D5 Datasheet - Page 323

IC M16C MCU FLASH 128K 100LQFP

M30620FCAFP#D5

Manufacturer Part Number
M30620FCAFP#D5
Description
IC M16C MCU FLASH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30620FCAFP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Manufacturer:
QFP
Quantity:
513
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Quantity:
1 640
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30620FCAFP#D5M30620FCAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30620FCAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Protect
2-4
Operation
2.1.2 Protect Operation
The following explains the protect operation. Figure 2.1.2 shows the set-up procedure.
(1) Setting “1” in the write-enable bit of system clock control registers 0 and 1 causes system
(2) The contents of system clock control register 0 and that of system clock control register 1 are changed.
(3) Setting “0” in the write-enable bit of system control registers 0 and 1 causes system clock
(4) To change the contents of processor mode register 0 and that of processor mode register 1,
(5) The write-enable bit of port 9 direction register and SI/Oi control register (i=3,4) goes to “0”
clock control register 0 and system clock control register 1 to be in write-enabled state.
control register 0 and system control register 1 to be in write-inhibited state.
follow the same steps as in dealing with system clock control registers.
when the next write instruction is executed after write-enabled state is readied. Make
changes in input/output and SI/Oi control register (i=3,4) immediately after the instruction that
sets “1” in the write-enable bit of port P9 direction register and SI/Oi control register
(i=3,4)(avoid causing an interrupt). Also take measures to prevent DMA transfer from being
executed.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C / 62A Group
Mitsubishi microcomputers

Related parts for M30620FCAFP#D5