M30290FAHP#U5A Renesas Electronics America, M30290FAHP#U5A Datasheet - Page 304

IC M16C/29 MCU FLASH 96K 80LQFP

M30290FAHP#U5A

Manufacturer Part Number
M30290FAHP#U5A
Description
IC M16C/29 MCU FLASH 96K 80LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/29r
Datasheet

Specifications of M30290FAHP#U5A

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, POR, PWM, Voltage Detect, WDT
Number Of I /o
71
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 27x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
80-LQFP
For Use With
R0K330290S000BE - KIT EVAL STARTER FOR M16C/29M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30290FAHP#U5AM30290FAHP
Manufacturer:
RENESAS
Quantity:
7 145
Company:
Part Number:
M30290FAHP#U5AM30290FAHP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30290FAHP#U5AM30290FAHP#U3A
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30290FAHP#U5AM30290FAHP#U3A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30290FAHP#U5A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
16.9 START Condition Generation Method
e
E
1
. v
J
Figure 16.14 Start condition generation flow chart
6
0
Set the MST bit, TRX bit and BB flags in the S10 register to 1 and set the PIN bit and 4 low-order bits in the
S10 register to 0 simultaneously, to enter START condition standby mode, when the ES0 bit in the S1D0
register is set to 1 (I
is written to the S00 register next, START condition is generated and the bit counter is reset to 000
byte SCL signal is output. The START condition generation timing varies between standard clock mode
and high-speed clock mode. See Figure 16.16 and Table 16.8.
1
C
9
1 .
B
2 /
0
2
9
1
M
0
G
1
r a
0 -
o r
3 .
1
u
, 0
1
p
2
2
0
0
7
2
page 278
C bus interface enabled) and the BB flag is set to 0 (bus free). When the slave address
I n t e r r u p t d i s a b l e
Interrupt enable
S00 = Data
S10 = E0
BB=0?
f o
Yes
4
5
16
8
N o
Start condition standby status setting
Start condition trigger generation
*Data = Slave address data
2
and 1-

Related parts for M30290FAHP#U5A