LPC1342FHN33,551 NXP Semiconductors, LPC1342FHN33,551 Datasheet - Page 32

• Manufacturer Part Number: LPC1342FHN33,551
• Description: IC MCU 32BIT 16KB FLASH 33HVQFN
• Manufacturer: NXP Semiconductors
• Series: LPC13xxr

Specifications of LPC1342FHN33,551

• Program Memory Type: FLASH
• Program Memory Size: 16KB (16K x 8)
• Package / Case: 33-VQFN Exposed Pad, 33-HVQFN, 33-SQFN, 33-DHVQFN
• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 72MHz
• Connectivity: I²C, Microwire, SPI, SSI, SSP, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 28
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC13
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 4 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 28
• Number Of Timers: 4
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• Package: 33HVQFN EP
• Device Core: ARM Cortex M3
• Family Name: LPC1000
• Maximum Speed: 72 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4946; 935289656551

NXP Semiconductors
UM10375
User manual
3.5.37 Start logic signal enable register 0
Table 41.
This STARTERP0 register enables or disables the start signal bits in the start logic. The bit
assignment is identical to
Table 42.
Bit
11:1
12
23:13 APRPIO1_11
24
31:25 APRPIO2_7
Bit
0
11:1
12
23:13 ERPIO1_11 to
24
Symbol
ERPIO0_0
ERPIO0_11 to
ERPIO_0_1
ERPIO1_0
ERPIO1_1
ERPIO2_0
Symbol
APRPIO0_11
to
APRPIO0_1
APRPIO1_0
to
APRPIO1_1
APRPIO2_0
to
APRPIO2_1
Start logic edge control register 0 (STARTAPRP0, address 0x4004 8200) bit
description
Start logic signal enable register 0 (STARTERP0, address 0x4004 8204) bit
description
All information provided in this document is subject to legal disclaimers.
Value
0
1
0
1
0
1
0
1
0
1
Value
0
1
0
1
0
1
0
1
0
1
…continued
Rev. 2 — 7 July 2010
Table
Description
Enable start signal for start logic input PIO0_0
Disabled
Enabled
Enable start signal for start logic input PIO0_11 to
PIO0_1
Disabled
Enabled
Enable start signal for start logic input PIO1_0
Disabled
Enabled
Enable start signal for start logic input PIO1_11 to
PIO1_1
Disabled
Enabled
Enable start signal for start logic input PIO2_0
Disabled
Enabled
Description
Edge select for start logic input PIO0_11 to PIO0_1
Falling edge
Rising edge
Edge select for start logic input PIO1_0
Falling edge
Rising edge
Edge select for start logic input PIO1_11 to PIO1_1
Falling edge
Rising edge
Edge select for start logic input PIO2_0
Falling edge
Rising edge
Edge select for start logic input PIO2_7 to PIO2_1
Falling edge
Rising edge
41.
Chapter 3: LPC13xx System configuration
UM10375
© NXP B.V. 2010. All rights reserved.
Reset
value
0
0
0
0
0
Reset
value
0
0
0
0
0
33 of 333