P89V52X2FA,512 NXP Semiconductors, P89V52X2FA,512 Datasheet - Page 38

• Manufacturer Part Number: P89V52X2FA,512
• Description: IC 80C51 MCU FLASH 8K 44-PLCC
• Manufacturer: NXP Semiconductors
• Series: 89Vr

Specifications of P89V52X2FA,512

• Program Memory Type: FLASH
• Program Memory Size: 8KB (8K x 8)
• Package / Case: 44-PLCC
• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: UART/USART
• Peripherals: POR
• Number Of I /o: 32
• Eeprom Size: 192 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Processor Series: P89V5x
• Core: 80C51
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 55 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: OM11011 - BOARD FOR P89V52X2 44-TQFP622-1017 - BOARD 44-ZIF PLCC SOCKET622-1012 - BOARD FOR P89V52X2 44-TQFP622-1008 - BOARD FOR LPC9103 10-HVSON622-1002 - USB IN-CIRCUIT PROG LPC9XX
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4249-5; 935282528512; P89V52X2FA

NXP Semiconductors
P89V52X2_3
Product data sheet
A C-language routine to load the page register and perform an erase/program operation is
shown below. This code assumes the data EEPROM has been mapped into user code
space.
#include <REGV52.H>
unsigned char idata dbytes[64];// data buffer
unsigned char Fm_stat;// status result
bit PGM_USER (unsigned char, unsigned char);
bit prog_fail;
void main ()
{
}
bit PGM_USER (unsigned char page_hi, unsigned char page_lo)
LOAD
EP
PGM_USER:
BAD:
prog_fail=PGM_USER(0x1F,0xC0);
LOAD_PAGE:
{
FMCON = LOAD;//load command, clears page reg
FMADRH = page_hi;//
FMADRL = page_lo;//write my page address to addr regs
for(i=0;i<64;i=i+1)
EQU
EQU
MOV
MOV
MOV
MOV
MOV
MOV
INC
DJNZ
MOV
MOV
MOV
ANL
JNZ
CLR
RET
SETB
RET
{
#define LOAD0x00// clear page register, enable loading
#define EP0x68// erase & program page
unsigned char i;// loop count
00H
68H
Rev. 03 — 4 May 2009
FMCON,#LOAD
FMADRH,R4
FMADRL,R5
A,R7
R0,A
FMDAT,@R0
R0
R3,LOAD_PAGE ;do until count is zero
FMCON,#EP
R7,FMCON
A,R7
A,#0FH
BAD
C
C
;load command, clears page register
;get high address
;get low address
;
;get pointer into R0
;write data to page register
;else erase & program the page
;copy status for return
;read status
;save only four lower bits
;set error flag
;point to next byte
;
;clear error flag if good
;and return
;and return
80C51 with 256 B RAM, 192 B data EEPROM
P89V52X2
© NXP B.V. 2009. All rights reserved.
38 of 57