C8051F960-A-GQ Silicon Labs, C8051F960-A-GQ Datasheet - Page 36

no-image

C8051F960-A-GQ

Manufacturer Part Number
C8051F960-A-GQ
Description
8-bit Microcontrollers - MCU 128KB DC-DC LCD AES
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F960-A-GQ

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
24.5 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.8 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
QFP-80
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F960-A-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F960-A-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F96x
3. Pinout and Package Definitions
36
VBATDC
GNDDC
VIORF
Name
C2CK
VLCD
VBAT
P7.0/
GND
RST/
VDC
C2D
IND
VIO
DQFN76 TQFP80 QFN40
A10
A32
A5
A6
A8
B6
B5
B4
B7
A9
A
Pin Numbers
13,64,66
,68
10
14
12
15
16
17
61
11
8
9
Table 3.1. Pin Definitions for the C8051F96x
10
32
5
5
8
7
7
6
5
8
9
P Out
Type
D I/O
D I/O
D I/O
D I/O
P I/O
P In
P In
P In
P In
P In
P In
P In
Rev. 0.5
G
Description
Battery Supply Voltage. Must be 1.8 to 3.6 V.
DC0 Input Voltage. Must be 1.8 to 3.6 V.
Alternate Power Supply Voltage. Must be 1.8 to 3.6 V. This
supply voltage must always be  VBAT. Software may
select this supply voltage to power the digital logic.
Positive output of the dc-dc converter. A 1uF to 10uF
ceramic capacitor is required on this pin when using the dc-
dc converter. This pin can supply power to external devices
when the dc-dc converter is enabled.
DC-DC converter return current path. This pin is typically
tied to the ground plane.
Required Ground.
DC-DC Inductor Pin. This pin requires a 560 nH inductor to
VDC if the dc-dc converter is used.
I/O Power Supply for P0.0–P1.4 and P2.4–P7.0 pins. This
supply voltage must always be  VBAT.
I/O Power Supply for P1.5–P2.3 pins. This supply voltage
must always be  VBAT.
Device Reset. Open-drain output of internal POR or V
monitor. An external source can initiate a system reset by
driving this pin low for at least 15 µs. A 1 k to 5 k pullup
to V
complete description.
Clock signal for the C2 Debug Interface.
Port 7.0. This pin can only be used as GPIO. The Crossbar
cannot route signals to this pin and it cannot be configured
as an analog input. See Port I/O Section for a complete
description.
Bi-directional data signal for the C2 Debug Interface.
LCD Power Supply. This pin requires a 10 µF capacitor to
stabilize the charge pump.
DD
is recommended. See Reset Sources Section for a
DD

Related parts for C8051F960-A-GQ