C8051F960-A-GQ Silicon Labs, C8051F960-A-GQ Datasheet - Page 338

• Manufacturer Part Number: C8051F960-A-GQ
• Description: 8-bit Microcontrollers - MCU 128KB DC-DC LCD AES
• Manufacturer: Silicon Labs

Specifications of C8051F960-A-GQ

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 24.5 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 8 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.8 V to 3.8 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: QFP-80
• Mounting Style: SMD/SMT

C8051F96x
26.3. LCD Contrast Adjustment
The LCD Bias voltages which determine the LCD contrast are generated using the VBAT supply voltage or
the on-chip charge pump. There are four contrast control modes to accomodate a wide variety of applica-
tions and supply voltages. The target contrast voltage is programmable in 60 mV steps from 1.9 to 3.72 V.
The LCD contrast voltage is controlled by the LCD0CNTRST register and the contrast control mode is
selected by setting the appropriate bits in the LCD0MSCN, LCD0MSCF, LCD0PWR, and LCD0VBMCN
registers.
Note: An external 10 µF decoupling capacitor is required on the VLCD pin to create a charge reservoir at the output of
26.3.1. Contrast Control Mode 1 (Bypass Mode)
In Contrast Control Mode 1, the contrast control circuitry is disabled and the VLCD voltage follows the
VBAT supply voltage, as shown in Figure 26.3. This mode is useful in systems where the VBAT voltage
always remains constant and will provide the lowest LCD power consumption. Bypass Mode is selected
using the following procedure:
338
* May be set to 0 to support increased load currents.
1. Clear Bit 2 of the LCD0MSCN register to 0b (LCD0MSCN &= ~0x04)
2. Set Bit 0 of the LCD0MSCF register to 1b (LCD0MSCF |= 0x01)
3. Clear Bit 3 of the LCD0PWR register to 0b (LCD0PWR &= ~0x08)
4. Clear Bit 7 of the LCD0VBMCN register to 0b (LCD0VBMCN &= ~0x80)
Mode
the charge pump.
1
2
3
4
Table 26.1. Bit Configurations to select Contrast Control Modes
LCD0MSCN.2
1*
1*
0
0
V L C D
V B A T
Figure 26.3. Contrast Control Mode 1
LCD0MSCF.0
1
1
0
0
Rev. 0.5
LCD0PWR.3
0
1
1
0
LCD0VBMCN.7
0
1
1
1