ATA6602-PLQW ATMEL [ATMEL Corporation], ATA6602-PLQW Datasheet - Page 127

• Manufacturer Part Number: ATA6602-PLQW
• Description: Microcontroller with LIN Transceiver, 5V Regulator and Watchdog
• Manufacturer: ATMEL [ATMEL Corporation]

4.12.8.6
4.12.8.7
4921C–AUTO–01/07
Timer/Counter Interrupt Mask Register – TIMSK0
Timer/Counter 0 Interrupt Flag Register – TIFR0
• Bits 7..3 – Res: Reserved Bits
• Bit 2 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable
• Bit 1 – OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable
• Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable
• Bits 7..3 – Res: Reserved Bits
• Bit 2 – OCF0B: Timer/Counter 0 Output Compare B Match Flag
• Bit 1 – OCF0A: Timer/Counter 0 Output Compare A Match Flag
Read/Write
Initial Value
Initial Value
Read/Write
These bits are reserved bits in the ATA6602/ATA6603 and will always read as zero.
When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the
Timer/Counter Compare Match B interrupt is enabled. The corresponding interrupt is exe-
cuted if a Compare Match in Timer/Counter occurs, i.e., when the OCF0B bit is set in the
Timer/Counter Interrupt Flag Register – TIFR0.
When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, the
Timer/Counter0 Compare Match A interrupt is enabled. The corresponding interrupt is exe-
cuted if a Compare Match in Timer/Counter0 occurs, i.e., when the OCF0A bit is set in the
Timer/Counter 0 Interrupt Flag Register – TIFR0.
When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, the
Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an
overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter 0
Interrupt Flag Register – TIFR0.
These bits are reserved bits in the ATA6602/ATA6603 and will always read as zero.
The OCF0B bit is set when a Compare Match occurs between the Timer/Counter and the
data in OCR0B – Output Compare Register0 B. OCF0B is cleared by hardware when exe-
cuting the corresponding interrupt handling vector. Alternatively, OCF0B is cleared by
writing a logic one to the flag. When the I-bit in SREG, OCIE0B (Timer/Counter Compare B
Match Interrupt Enable), and OCF0B are set, the Timer/Counter Compare Match Interrupt is
executed.
The OCF0A bit is set when a Compare Match occurs between the Timer/Counter0 and the
data in OCR0A – Output Compare Register0. OCF0A is cleared by hardware when execut-
ing the corresponding interrupt handling vector. Alternatively, OCF0A is cleared by writing a
logic one to the flag. When the I-bit in SREG, OCIE0A (Timer/Counter0 Compare Match
Interrupt Enable), and OCF0A are set, the Timer/Counter0 Compare Match Interrupt is
executed.
Bit
Bit
R
7
–
0
R
7
–
0
R
0
R
6
–
6
–
0
R
5
–
0
R
5
–
0
R
4
–
0
R
4
–
0
R
3
–
0
R
3
–
0
OCIE0B
OCF0B
ATA6602/ATA6603
R/W
R/W
2
0
2
0
OCIE0A
OCF0A
R/W
R/W
1
0
1
0
TOIE0
TOV0
R/W
R/W
0
0
0
0
TIMSK0
TIFR0
127