bt8960 Mindspeed Technologies, bt8960 Datasheet - Page 5

• Manufacturer Part Number: bt8960
• Description: Bt8960, Single-chip 2b1q Transceiver
• Manufacturer: Mindspeed Technologies

Bt8960
Single-Chip 2B1Q Transceiver
3.2.10 0x09—Nonlinear Echo Canceller Modes Register (nonlinear_ec_modes) . . . . . .
3.2.11 0x0A—Decision Feedback Equalizer Modes Register (dfe_modes) . . . . . . . . . . .
3.2.12 0x0B—Transmitter Modes Register (transmitter_modes) . . . . . . . . . . . . . . . . . .
3.2.13 0x0C—Timer Restart Register (timer_restart) . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.14 0x0D—Timer Enable Register (timer_enable). . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.15 0x0E—Timer Continuous Mode Register (timer_continuous) . . . . . . . . . . . . . . .
3.2.16 0x0F—Test Register (reserved2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.17 0x10, 0x11—Startup Timer 1 Interval Register (sut1_low, sut1_high). . . . . . . . .
3.2.18 0x12, 0x13—Startup Timer 2 Interval Register (sut2_low, sut2_high). . . . . . . . .
3.2.19 0x14, 0x15—Startup Timer 3 Interval Register (sut3_low, sut3_high). . . . . . . . .
3.2.20 0x16, 0x17—Startup Timer 4 Interval Register (sut4_low, sut4_high). . . . . . . . .
3.2.21 0x18, 0x19—Meter Timer Interval Register (meter_low, meter_high) . . . . . . . . .
3.2.22 0x20—Test Register (reserved9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.23 0x1A, 0x1B—SNR Alarm Timer Interval Register
3.2.24 0x1C, 0x1D—General Purpose Timer 3 Interval Register (t3_low, t3_high) . . . . .
3.2.25 0x1E, 0x1F—General Purpose Timer 4 Interval Register (t4_low, t4_high) . . . . .
3.2.26 0x21—ADC Control Register (adc_control) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.27 0x22—PLL Modes Register (pll_modes) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.28 0x23—Test Register (reserved10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.29 0x24, 0x25—Timing Recovery PLL Phase Offset Register (pll_phase_offset_low,
3.2.30 0x26, 0x27—Receiver DC Offset Register (dc_offset_low, dc_offset_high) . . . . .
3.2.31 0x28—Transmitter Calibration Register (tx_calibrate) . . . . . . . . . . . . . . . . . . . . .
3.2.32 0x29—Transmitter Gain Register (tx_gain) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.33 0x2A, 0x2B—Noise-Level Histogram Threshold Register
3.2.34 0x2C, 0x2D—Error Predictor Pause Threshold Register
3.2.35 0x2E—Scrambler Synchronization Threshold Register (scr_sync_th) . . . . . . . . .
3.2.36 0x30, 0x31—Far-End High Alarm Threshold Register
3.2.37 0x32, 0x33—Far-End Low Alarm Threshold Register
3.2.38 0x34, 0x35—SNR Alarm Threshold Register (snr_alarm_th_low,
3.2.39 0x36, 0x37—Cursor Level Register (cursor_level_low, cursor_level_high) . . . . .
3.2.40 0x38, 0x39—DAGC Target Register (dagc_target_low, dagc_target_high). . . . . .
3.2.41 0x3A—Symbol Detector Modes Register (detector_modes) . . . . . . . . . . . . . . . .
3.2.42 0x3B—Peak Detector Delay Register (peak_detector_delay) . . . . . . . . . . . . . . . .
3.2.43 0x3C—Digital AGC Modes Register (dagc_modes) . . . . . . . . . . . . . . . . . . . . . . .
3.2.44 0x3D—Feed Forward Equalizer Modes Register (ffe_modes). . . . . . . . . . . . . . . .
3.2.45 0x3E—Error Predictor Modes Register (ep_modes) . . . . . . . . . . . . . . . . . . . . . .
3.2.46 0x40, 0x41—Phase Detector Meter Register (pdm_low, pdm_high) . . . . . . . . . .
3.2.47 0x42—Overflow Meter Register (overflow_meter) . . . . . . . . . . . . . . . . . . . . . . . .
3.2.48 0x44, 0x45—DC Level Meter Register (dc_meter_low, dc_meter_high) . . . . . . .
(snr_timer_low, snr_timer_high) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
pll_phase_offset_high) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(noise_histogram_th_low, noise_histogram_th_high) . . . . . . . . . . . . . . . . . . .
(ep_pause_th_low, ep_pause_th_high). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(far_end_high_alarm_th_low, far_end_high_alarm_th_high) . . . . . . . . . . . . . .
(far_end_low_alarm_th_low, far_end_low_alarm_th_high) . . . . . . . . . . . . . . .
snr_alarm_th_high). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N8960DSB
Table of Contents
49
50
50
52
52
53
53
53
53
53
53
53
54
54
54
54
55
56
57
57
57
57
58
59
59
59
59
59
60
60
60
61
62
62
63
63
64
64
64
v