xc3s1400an Xilinx Corp., xc3s1400an Datasheet - Page 64

no-image

xc3s1400an

Manufacturer Part Number
xc3s1400an
Description
Spartan-3an Fpga Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1400AN
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG484C
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG484I
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG676C
Manufacturer:
WINBOND
Quantity:
237
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
Quantity:
996
Part Number:
xc3s1400an-4FG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FGG484C
Manufacturer:
FREESCALE
Quantity:
902
Part Number:
xc3s1400an-4FGG484I
Manufacturer:
XILINX
Quantity:
890
Part Number:
xc3s1400an-4FGG676
Quantity:
26
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX
Quantity:
10
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
xc3s1400an-4FGG676C
Quantity:
100
DC and Switching Characteristics
IEEE 1149.1/1553 JTAG Test Access Port Timing
Table 59: Timing for the JTAG Test Access Port
64
Notes:
1.
2.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
T
T
F
Symbol
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
CCH
CCL
CCHDNA
CCLDNA
TCK
The numbers in this table are based on the operating conditions set forth in
For details on JTAG see Chapter 9 “JTAG Configuraton Mode and Boundary-Scan” in
Guide.
(Output)
(Input)
(Input)
(Input)
The time from the falling transition on the TCK pin to data appearing at the TDO pin
The time from the setup of data at the
TDI pin to the rising transition at the
TCK pin
The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin
The time from the rising transition at
the TCK pin to the point when data is
last held at the TDI pin
The time from the rising transition at the TCK pin to the point when a logic level is last held at the
TMS pin
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
Frequency of the TCK signal
TMS
TDO
TCK
TDI
T
TDITCK
T
TMSTCK
Figure 17: JTAG Waveforms
All operations on XC3S50AN, XC3S200AN, and
All devices and functions except those shown below
Boundary-Scan commands (INTEST, EXTEST,
SAMPLE) on XC3S700AN and XC3S1400AN FPGAs
All functions except those shown below
Configuration commands (CFG_IN, ISC_PROGRAM)
All functions except ISC_DNA command
During ISC_DNA command
XC3S400AN FPGAs and for BYPASS or HIGHZ
instructions on all FPGAs
All operations on XC3S700AN and XC3S1400AN
FPGAs, except for BYPASS or HIGHZ instructions
Description
www.xilinx.com
T
TCKTDI
T
TCKTMS
Table
T
TCKTDO
8.
UG332
T
CCH
Spartan-3 Generation Configuration User
1/F
TCK
T
DS557-3 (v3.1) June 2, 2008
CCL
11.0
Min
1.0
7.0
7.0
2.0
10
10
0
0
5
5
0
All Speed
Product Specification
DS557-3_13_122006
Grades
10,000
10,000
Max
11.0
33
20
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for xc3s1400an