xc3s1400an Xilinx Corp., xc3s1400an Datasheet - Page 27

no-image

xc3s1400an

Manufacturer Part Number
xc3s1400an
Description
Spartan-3an Fpga Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1400AN
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG484C
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG484I
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FG676C
Manufacturer:
WINBOND
Quantity:
237
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
Quantity:
996
Part Number:
xc3s1400an-4FG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
0
Part Number:
xc3s1400an-4FGG484C
Manufacturer:
FREESCALE
Quantity:
902
Part Number:
xc3s1400an-4FGG484I
Manufacturer:
XILINX
Quantity:
890
Part Number:
xc3s1400an-4FGG676
Quantity:
26
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX
Quantity:
10
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
xc3s1400an-4FGG676C
Quantity:
100
Table 21: Setup and Hold Times for the IOB Input Path
Table 22: Sample Window (Source Synchronous)
DS557-3 (v3.1) June 2, 2008
Product Specification
Notes:
1.
2.
3.
T
Set/Reset Pulse Width
T
T
Symbol
IOICKPD
RPW_IOB
SAMP
Symbol
The numbers in this table are tested using the methodology presented in
Table 8
This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the
appropriate Input adjustment from
These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract
the appropriate Input adjustment from
edge.
Setup and hold
capture window of
an IOB flip-flop.
and
R
Description
Time from the active transition at the
ICLK input of the Input Flip-Flop (IFF)
to the point where data must be held
at the Input pin. The Input Delay is
programmed.
Minimum pulse width to SR control
input on IOB
Table
11.
Description
The input capture sample window value is highly specific to a particular application, device,
package, I/O standard, I/O placement, DCM usage, and clock buffer. Please consult the
appropriate Xilinx Answer Record for application-specific values.
• Answer Record
Table
Table
24.
24. When the hold time is negative, it is possible to change the data before the clock’s active
30879
LVCMOS25
-
Conditions
www.xilinx.com
(Continued)
(2)
Table 28
Max
DELAY_
VALUE
IFD_
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
-
and are based on the operating conditions set forth in
XC3S400AN
XC3S700AN
XC3S1400AN
Device
All
DC and Switching Characteristics
–1.12
–1.70
–2.08
–2.38
–2.23
–2.69
–3.08
–3.35
–1.67
–2.27
–2.59
–2.92
–2.89
–3.22
–3.52
–3.81
–1.60
–2.06
–2.46
–2.86
–2.88
–3.24
–3.55
–3.89
1.33
Min
Speed Grade
-5
–1.67
–1.12
–1.70
–2.08
–2.38
–2.23
–2.69
–3.08
–3.35
–2.27
–2.59
–2.92
–2.89
–3.22
–3.52
–3.81
–1.60
–2.06
–2.46
–2.86
–2.88
–3.24
–3.55
–3.89
1.61
Min
-4
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
27

Related parts for xc3s1400an