adsp-21535 STMicroelectronics, adsp-21535 Datasheet - Page 8

• Manufacturer Part Number: adsp-21535
• Description: Dsm Digital Signal Processor System Memory For Analog Devices Dsps 3.3v Supply
• Manufacturer: STMicroelectronics

DSM2150F5V
PIN DESCRIPTION
Table 3. Pin Description (Pin Assignments in Appendix A)
8/73
Pin Name Type
AD0-15
CNTL0
CNTL1
CNTL2
Reset
PA0-7
PB0-7
PC0-7
PD0-3
I/O
I/O
I/O
I/O
In
In
In
In
In
Sixteen address inputs from the DSP.
Active low WRITE strobe input from the DSP, typically connected to DSP WR signal.
Also functions as WRL for DSPs which use WRL strobe when writing low byte only in 16-bit word.
Active low READ strobe input from the DSP.
Programmable control input.
CNTL2 may be used for BHE (Byte High Enable) when DSM2150F5V is configured for 16-bit
operation. BHE = ’0’ will allow a byte WRITE from data lines D8-D15 ignoring data lines D0-D7.
BHE = 1 will allow a byte WRITE from D0-D7 ignoring data lines D8-D15. DSP READ operations
are not affected by BHE (always read both bytes).
Active low reset input from system.
Resets DSM I/O Ports, Page Register contents, and other DSM configuration registers. Must be
logic Low at Power-up.
Eight configurable Port A signals with the following functions:
–
–
–
Note: PA0-PA7 may be configured at run-time as standard CMOS or Open Drain Outputs.
Eight configurable Port B signals with the following functions:
–
–
–
Note: PB0-PB7 may be configured at run-time as standard CMOS or Open Drain Outputs.
Eight configurable Port C signals with the following functions:
–
–
–
Note: PC0-PC7 may be configured at run-time as standard CMOS or Faster Slew Rate Output.
Four configurable Port D signals with the following functions:
–
–
–
–
–
MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
CPLD Output Macrocell (McellA0-7) outputs.
Inputs to the PLDs (via Input Macrocells). Can be used to input address A16 and above.
MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
CPLD Output Macrocell (McellB0-7 or McellC0-7) outputs.
Inputs to the PLDs (via Input Macrocells). Can be used to input address A16 and above.
MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
DPLD chip-select outputs (ECS0-7, does not consume MicroCells).
Inputs to the PLDs (via Input Macrocells). Can be used to input address A16 and above.
MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
Input to the PLDs (no associated Input Macrocells, routes directly into PLDs). Can be used to
input address A16 and above.
PD1 can be configured as CLKIN, a common clock input to PLD.
PD2 can be configured as CSI, active low Chip Select Input to select Flash memory. Flash
memory is disabled to conserve more power when CSI is logic high.
PD3 can be used for WRH strobe from DSP to write high byte only for 16-bit configuration.
Description