SAM3N0C Atmel Corporation, SAM3N0C Datasheet - Page 539

• Manufacturer Part Number: SAM3N0C
• Manufacturer: Atmel Corporation

Figure 30-13. Timeguard Operations
30.7.3.8
11011A–ATARM–04-Oct-10
11011A–ATARM–04-Oct-10
Baud Rate
TXEMPTY
US_THR
TXRDY
Clock
Write
TXD
Receiver Time-out
Start
Bit
D0
D1
Table 30-10
in relation to the function of the Baud Rate.
Table 30-10. Maximum Timeguard Length Depending on Baud Rate
The Receiver Time-out provides support in handling variable-length frames. This feature detects
an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the Channel
Status Register (US_CSR) rises and can generate an interrupt, thus indicating to the driver an
end of frame.
The time-out delay period (during which the receiver waits for a new character) is programmed
in the TO field of the Receiver Time-out Register (US_RTOR). If the TO field is programmed to
0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in US_CSR
remains to 0. Otherwise, the receiver loads a 16-bit counter with the value programmed in TO.
This counter is decremented at each bit period and reloaded each time a new character is
received. If the counter reaches 0, the TIMEOUT bit in the Status Register rises. Then, the user
can either:
D2
• Stop the counter clock until a new character is received. This is performed by writing the
Control Register (US_CR) with the STTTO (Start Time-out) bit to 1. In this case, the idle state
D3
D4
D5
Baud Rate
115200
indicates the maximum length of a timeguard period that the transmitter can handle
Bit/sec
14400
19200
28800
33400
56000
57600
1 200
9 600
D6
D7
Parity
Bit
Stop
Bit
TG = 4
Start
Bit
D0
Bit time
69.4
52.1
34.7
29.9
17.9
17.4
833
104
8.7
µs
D1
D2
D3
D4
D5
D6
D7
Parity
Bit
Stop
Bit
Timeguard
212.50
26.56
17.71
13.28
8.85
7.63
4.55
4.43
2.21
ms
TG = 4
SAM3N
SAM3N
539
539