A2F500M3G-FGG256 Actel, A2F500M3G-FGG256 Datasheet - Page 86

FPGA - Field Programmable Gate Array 500K System Gates

A2F500M3G-FGG256

Manufacturer Part Number
A2F500M3G-FGG256
Description
FPGA - Field Programmable Gate Array 500K System Gates
Manufacturer
Actel
Datasheet

Specifications of A2F500M3G-FGG256

Processor Series
A2F500
Core
ARM Cortex M3
Number Of Logic Blocks
24
Maximum Operating Frequency
100 MHz
Number Of Programmable I/os
117
Data Ram Size
64 KB
Delay Time
50 ns
Supply Voltage (max)
3.6 V
Supply Current
2 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
A2F-Eval-Kit, A2F-Dev-Kit, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.5 V
Number Of Gates
500000
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A2F500M3G-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A2F500M3G-FGG256
Manufacturer:
ALTERA
0
Company:
Part Number:
A2F500M3G-FGG256
Quantity:
1 060
Part Number:
A2F500M3G-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A2F500M3G-FGG256I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
SmartFusion DC and Switching Characteristics
Embedded FlashROM (eFROM)
Table 2-89 • FlashROM Access Time, Worse Commercial Case Conditions: T
JTAG 1532 Characteristics
Table 2-90 • JTAG 1532
2- 74
t
F
Parameter
t
t
t
t
t
t
F
t
t
t
Note:
Parameter
CK2Q
DISU
DIHD
TMSSU
TMDHD
TCK2Q
RSTB2Q
TRSTREM
TRSTREC
TRSTMPW
max
TCKMAX
For specific junction temperature and voltage supply levels, refer to
Worst Commercial-Case Conditions: T
Electrical Characteristics
Table 2-89
JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to
the corresponding standard selected; refer to the I/O timing characteristics in the
Characteristics" section on page 2-19
Timing Characteristics
Clock to out per configuration*
Maximum Clock frequency
describes the eFROM maximum performance
Test Data Input Setup Time
Test Data Input Hold Time
Test Mode Select Setup Time
Test Mode Select Hold Time
Clock to Q (data out)
Reset to Q (data out)
TCK Maximum Frequency
ResetB Removal Time
ResetB Recovery Time
ResetB Minimum Pulse
Description
Description
for more details.
J
= 85°C, Worst-Case VCC = 1.425 V
R e visio n 6
Table 2-7 on page 2-9
28.68
15.00
–1
J
26.67
19.00
0.67
1.33
0.67
1.33
8.00
0.00
0.27
TBD
= 85°C, VCC = 1.425 V
–1
32.98
15.00
Std.
30.67
21.85
TBD
Std.
0.77
1.53
0.77
1.53
9.20
0.00
0.31
for derating values.
"User I/O
Units
MHz
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for A2F500M3G-FGG256