DSP56F803BU80 Freescale Semiconductor, DSP56F803BU80 Datasheet - Page 32
DSP56F803BU80
Manufacturer Part Number
DSP56F803BU80
Description
IC DSP 80MHZ 31.5K FLASH 100LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxr
Datasheet
1.DSP56F803BU80E.pdf
(52 pages)
Specifications of DSP56F803BU80
Core Processor
56800
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
16
Program Memory Size
71KB (35.5K x 16)
Program Memory Type
FLASH
Ram Size
2.5K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56F803BU80
Manufacturer:
MOTOLOLA
Quantity:
996
Company:
Part Number:
DSP56F803BU80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F803BU80
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
DSP56F803BU803
Manufacturer:
FREESCAL
Quantity:
329
Company:
Part Number:
DSP56F803BU80E
Manufacturer:
SHARP
Quantity:
5 600
Company:
Part Number:
DSP56F803BU80E
Manufacturer:
FREESCAL
Quantity:
364
Company:
Part Number:
DSP56F803BU80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F803BU80E
Manufacturer:
FREESCALE
Quantity:
20 000
3.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing
32
RESET Assertion to Address, Data and Control
Signals High Impedance
Minimum RESET Assertion Duration
OMR Bit 6 = 0
OMR Bit 6 = 1
RESET De-assertion to First External Address Output
Note: During read-modify-write instructions and internal instructions, the address lines do not change state.
1. Timing is both wait state and frequency dependent. In the formulas listed, WS = the number of wait states and
T = Clock Period. For 80MHz operation, T = 12.5ns.
2. Parameters listed are guaranteed by design.
To calculate the required access time for an external memory for any frequency < 80Mhz, use this formula:
Top = Clock period @ desired operating frequency
WS = Number of wait states
Memory Access Time = (Top*WS) + (Top- 11.5)
(See Note)
A0–A15,
D0–D15
PS, DS
Operating Conditions:
Table 3-11 Reset, Stop, Wait, Mode Select, and Interrupt Timing
WR
RD
Characteristic
t
AWR
Figure 3-11 External Bus Asynchronous Timing
t
WRWR
t
WRD
2
V
t
DOS
SS
= V
56F803 Technical Data, Rev. 16
t
WR
SSA
= 0 V, V
Data Out
t
ARDA
Symbol
t
DD
WRRD
t
t
t
RDA
RAZ
RA
= V
DDA
t
DOH
= 3.0–3.6V, T
t
275,000T
AD
128T
Min
33T
—
t
ARDD
t
RD
A
Data In
= –40° to +85°C, C
Max
34T
21
—
—
t
RDD
t
t
RDRD
RDWR
Unit
Freescale Semiconductor
ns
ns
ns
ns
t
t
DRD
L
RDA
≤
1, 5
50pF
Figure 3-12
Figure 3-12
Figure 3-12
See Figure