ADM1041-EVAL Analog Devices Inc, ADM1041-EVAL Datasheet - Page 52

• Manufacturer Part Number: ADM1041-EVAL
• Description: BOARD EVALUATION ADM1041
• Manufacturer: Analog Devices Inc

Specifications of ADM1041-EVAL

• Main Purpose: AC/DC, Secondary Side
• Outputs And Type: 1, Non-Isolated
• Power - Output: 24W
• Voltage - Output: 12V
• Current - Output: 2A
• Voltage - Input: 85 ~ 132VAC
• Board Type: Fully Populated
• Utilized Ic / Part: ADM1041
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Frequency - Switching: -
• Regulator Topology: -
• Lead Free Status / Rohs Status: Not Compliant

ADM1041
MICROPROCESSOR SUPPORT
Table 43.
Mnemonic
m_pson_r
m_pson_w
m_acsns_r
m_acsns_w
m_shr_clmp
m_cbd_w
m_cbd_clr
mfg5
mfg4
mfg3
mfg2
mfg1
ocpto
uvfault
ovfault
vddov
extrefok
intrefok
gndok
V
reverseok
orfetok
Share_OK
fault
PULSE_OK
DD
OK
Description
This flag indicates the status of the MON5 pin.
This flag indicates the status of the MON4 pin.
This flag indicates the status of the MON3 pin.
This flag indicates the status of the MON2 pin.
This flag indicates the status of the MON1 pin.
If this flag is high, an undervoltage has been sensed
If this flag is high, a V
Allows the microprocessor to read the state of PSON. This allows only one
ADM1041 to be configured as the PSON interface to the host system.
Allow the microprocessor to write to control the PSON function of each ASIC.
When in microprocessor support mode, the principle configuration for controlling
power-on/power-off will be as follows: One ADM1041 would be configured to be
the interface to the host system through the standard PSON pin. This pin would be
configured not to write through to the PSON debounce block. The microprocessor
would poll the status of this ADM1041 by reading m_pson_r. Debouncing would
be done by the microprocessor. If m_pson_r changed state, the microprocessor
would write the new state to m_pson_w in all ADM1041s on the SMBus. If a fault
were to occur on any output, the SMBAlert interrupt would request microprocessor
attention. If this means turning all ADM1041s off, this would be done by writing a
zero to the m_pson_w bit.
Allows the microprocessor to read the state of AC
ADM1041 to be configured as the interface to the host power supply.
Allow the microprocessor to write to control the ACSOK function of each ADM1041.
When in microprocessor support mode the principle configuration for controlling
AC_OK, undervoltage blanking, PEN gating, and RAMP/SS gating will be as follows:
One ADM1041 will be configured to be the interface with the host power supply
AC monitoring circuitry. This ADM1041 might be configured so that the acsns
signal would be written through or would not be written through. Regardless, the
microprocessor would monitor m_acsns_r and write to m_acsns_w as appropriate.
Since it is possible to sense but not to write through, it is possible to configure a
second ADM1041 to monitor a second ac or bulk voltage.
Allow the µP to write directly to m_shr_clmp to control when the ISHARE clamp is
released. During a hot-swap insertion, there may be a need to delay the release of
the ISHARE clamp. This allows the designer an option over the default release at
75% or 88% of the reference ramp (soft-start).
Allow the microprocessor to write directly to CBD as a possible way of adding an
additional output port. This might be for blinking LEDs or as a FAIL signal to the
system.
Allows the microprocessor to clear the CBD latch following an SMBalert. If CBD is
configured to be latching, there may be circumstances that lead to CBD/SMBAlert
being set by, for example, one of the MON flags but does not lead to PSON being
cycled and CBD being reset. In this case, the microprocessor needs to write directly
to CBD to reset the latch.
If this flag is high, an overcurrent has occurred and timed out.
If this flag is high, an overvoltage has been sensed.
If this flag is low, the externally available reference on Pin 18 is overloaded.
If this flag is low, the internal reference has no integrity.
If this flag is low, the ASIC ground, Pin 7, is open either pin to PCB or bond wires.
If this flag is low, V
problem, a reference voltage, ground fault, or V
If this flag is low, the OrFET has an excessive reverse voltage.
If this flag is low, either PULSE_OK, penok, loadvok, or reverseok is false.
If this flag is low, the current share accuracy is out of limits.
Fault latch. If this flag is high, either an ovfault, uvfault, or ocp has occured.
Pulses are present at AC
DD
is below its UVL or the power mangement block has a
DD
overvoltage has been sensed.
SENSE
1.
Rev. A | Page 52 of 64
DD
SENSE
overvoltage fault.
1/AC
SENSE
2. This allows one
Register
02h
12h
02h
12h
13h
1Bh
13h
00h
00h
00h
00h
00h
00h
00h
00h
01h
01h
01h
01h
01h
01h
01h
01h
02h
02h
Bit
6
1
7
5
2
1
0
0
1
2
3
4
5
6
7
0
1
2
3
4
5
7
0
1
6
Read/Write
Read-only
Write-only
Read-only
Write-only
Write-only
Write-only
Write-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
read only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only