MT41J64M16LA-187E:B TR Micron Technology Inc, MT41J64M16LA-187E:B TR Datasheet - Page 11
![IC DDR3 SDRAM 1GBIT 96FBGA](/photos/7/23/72317/mfg557-60-fbga_sml.jpg)
MT41J64M16LA-187E:B TR
Manufacturer Part Number
MT41J64M16LA-187E:B TR
Description
IC DDR3 SDRAM 1GBIT 96FBGA
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Specifications of MT41J64M16LA-187E:B TR
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
1G (64M x 16)
Speed
533MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
96-FBGA
Organization
64Mx16
Density
1Gb
Address Bus
16b
Maximum Clock Rate
1.066GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
265mA
Pin Count
96
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1378-2
- Current page: 11 of 181
- Download datasheet (9Mb)
Functional Description
General Notes
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_D2.fm - Rev. F 11/08 EN
The DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation.
The double data rate architecture is an 8n-prefetch architecture with an interface
designed to transfer two data words per clock cycle at the I/O pins. A single read or write
access for the DDR3 SDRAM consists of a single 8n-bit-wide, one-clock-cycle data
transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-
cycle data transfers at the I/O pins.
The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for
use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data
for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the
data strobes.
The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK
going HIGH and CK# going LOW is referred to as the positive edge of CK. Control,
command, and address signals are registered at every positive edge of CK. Input data is
registered on the first rising edge of DQS after the WRITE preamble, and output data is
referenced on the first rising edge of DQS after the READ preamble.
Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a
selected location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVATE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with the
ACTIVATE command are used to select the bank and row to be accessed. The address
bits registered coincident with the READ or WRITE commands are used to select the
bank and the starting column location for the burst access.
DDR3 SDRAM use READ and WRITE BL8 and BC4. An auto precharge function may be
enabled to provide a self-timed row precharge that is initiated at the end of the burst
access.
As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM
allows for concurrent operation, thereby providing high bandwidth by hiding row
precharge and activation time.
A self refresh mode is provided, along with a power-saving, power-down mode.
• The functionality and the timing specifications discussed in this data sheet are for the
• Throughout the data sheet, the various figures and text refer to DQs as “DQ.” The DQ
• The terms “DQS” and “CK” found throughout the data sheet are to be interpreted as
• Complete functionality may be described throughout the entire document, and any
• Any specific requirement takes precedence over a general statement.
• Any functionality not specifically stated here within is considered undefined, illegal,
• Row addressing is denoted as A[n:0](1Gb: n = 12 [x16]; 1Gb: n = 13 [x4, x8]).
DLL enable mode of operation (normal operation).
term is to be interpreted as any and all DQ collectively, unless specifically stated
otherwise.
DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.
page or diagram may have been simplified to convey a topic and may not be inclusive
of all requirements.
and not supported and can result in unknown operation.
11
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1Gb: x4, x8, x16 DDR3 SDRAM
Functional Description
©2006 Micron Technology, Inc. All rights reserved.
Related parts for MT41J64M16LA-187E:B TR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![MT41J64M16LA-15E:B TR](/photos/7/23/72317/mfg557-60-fbga_tmb.jpg)
Part Number:
Description:
IC DDR3 SDRAM 1GBIT 96FBGA
Manufacturer:
Micron Technology Inc
Datasheet:
![MT41J64M16LA-187E:B](/images/manufacturer_photos/0/4/441/micron_technology_inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Micron Technology Inc
Datasheet:
![MT41J64M16LA-15E:B](/images/manufacturer_photos/0/4/441/micron_technology_inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Micron Technology Inc
Datasheet:
![MT41J64M16LA-15E IT:B](/images/manufacturer_photos/0/4/441/micron_technology_inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC8M8A2P-75:G](/photos/7/22/72261/557-54-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 64MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC2M32B2P-55:G](/photos/7/22/72264/557-86-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 64MBIT 5.5NS 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC2M32B2P-5:G](/photos/7/22/72264/557-86-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 64MBIT 200MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC16M4A2P-75:G](/photos/7/22/72261/557-54-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 64MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC8M16A2P-75:G](/photos/7/22/72261/557-54-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 128MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48H8M32LFB5-75:H](/images/manufacturer_photos/0/4/441/micron_technology_inc_tmb.jpg)
Part Number:
Description:
IC SDRAM 256MBIT 133MHZ 90VFBGA
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC16M8A2P-75:G](/photos/7/22/72261/557-54-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 128MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC32M8A2P-7E:D](/photos/7/22/72261/557-54-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 256MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT46V64M8P-6T:F](/photos/7/22/72288/mfg557-66-tsop_tmb.jpg)
Part Number:
Description:
IC DDR SDRAM 512MBIT 6NS 66TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC4M32B2P-6:G](/photos/7/22/72264/557-86-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 128MBIT 167MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
![MT48LC4M32B2P-7:G](/photos/7/22/72264/557-86-tsop_tmb.jpg)
Part Number:
Description:
IC SDRAM 128MBIT 143MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet: