DS26528GA4 Maxim Integrated, DS26528GA4 Datasheet - Page 263

no-image

DS26528GA4

Manufacturer Part Number
DS26528GA4
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet

Specifications of DS26528GA4

Part # Aliases
90-26528-GA4
13.
The DS26528 IEEE 1149.1 design supports the standard instruction codes SAMPLE:PRELOAD, BYPASS, and
EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. See
contains the following as required by IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture.
The Test Access Port has the necessary interface pins: JTRST , JTCLK, JTMS, JTDI, and JTDO. See the pin
descriptions for details.
Figure 13-1. JTAG Functional Block Diagram
JTAG BOUNDARY SCAN AND TEST ACCESS PORT
Test Access Port (TAP)
TAP Controller
Instruction Register
Bypass Register
Boundary Scan Register
Device Identification Register
10k Ω
V
DD
JTDI
10k Ω
V
DD
JTMS
TEST ACCESS PORT
BOUNDRY SCAN
IDENTIFICATION
CONTROLLER
INSTRUCTION
REGISTER
REGISTER
REGISTER
REGISTER
BYPASS
JTCLK
10k Ω
263 of 276
V
DD
JTRST
SELECT
OUTPUT ENABLE
MUX
DS26528 Octal T1/E1/J1 Transceiver
Table
JTDO
13-1. The DS26528

Related parts for DS26528GA4