LPC1317FHN33,551 NXP Semiconductors, LPC1317FHN33,551 Datasheet - Page 19

no-image

LPC1317FHN33,551

Manufacturer Part Number
LPC1317FHN33,551
Description
ARM Microcontrollers - MCU 32bit ARM Cortex-M3 64KB Flash 10KB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1317FHN33,551

Rohs
yes
Core
ARM Cortex M3
Processor Series
LPC1317
Data Bus Width
32 bit
Maximum Clock Frequency
72 MHz
Program Memory Size
64 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
2 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Factory Pack Quantity
260

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1317FHN33,551
Manufacturer:
NXP
Quantity:
201
Part Number:
LPC1317FHN33,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 4.
LPC1315_16_17_45_46_47
Product data sheet
Symbol
PIO0_9/MOSI0/
CT16B0_MAT1/
SWO
SWCLK/PIO0_10/SCK0/
CT16B0_MAT2
TDI/PIO0_11/AD0/
CT32B0_MAT3
TMS/PIO0_12/AD1/
CT32B1_CAP0
TDO/PIO0_13/AD2/
CT32B1_MAT0
TRST/PIO0_14/AD3/
CT32B1_MAT1
SWDIO/PIO0_15/AD4/
CT32B1_MAT2
PIO0_16/AD5/
CT32B1_MAT3/WAKEUP
Pin description (LPC1345/46/47 - with USB)
37
38
42
44
45
46
52
53
28
29
32
33
34
35
39
40
18
19
21
22
23
24
25
26
All information provided in this document is subject to legal disclaimers.
[3]
[3]
[6]
[6]
[6]
[6]
[6]
[7]
Rev. 3 — 20 September 2012
I; PU I/O
-
-
-
I; PU I
-
-
-
I; PU I
-
-
-
I; PU I
-
-
-
I; PU O
-
-
-
I; PU I
-
-
-
I; PU I/O
-
-
-
I; PU I/O
-
-
-
I/O
O
O
I/O
O
O
I/O
I
O
I/O
I
I
I/O
I
O
I/O
I
O
I/O
I
O
I
O
I
Description
PIO0_9 — General purpose digital input/output pin.
MOSI0 — Master Out Slave In for SSP0.
CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWO — Serial wire trace output.
SWCLK — Serial wire clock and test clock TCK for JTAG
interface.
PIO0_10 — General purpose digital input/output pin.
SCK0 — Serial clock for SSP0.
CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
TDI — Test Data In for JTAG interface.
PIO0_11 — General purpose digital input/output pin.
AD0 — A/D converter, input 0.
CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
TMS — Test Mode Select for JTAG interface.
PIO_12 — General purpose digital input/output pin.
AD1 — A/D converter, input 1.
CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
TDO — Test Data Out for JTAG interface.
PIO0_13 — General purpose digital input/output pin.
AD2 — A/D converter, input 2.
CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
TRST — Test Reset for JTAG interface.
PIO0_14 — General purpose digital input/output pin.
AD3 — A/D converter, input 3.
CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO — Serial wire debug input/output.
PIO0_15 — General purpose digital input/output pin.
AD4 — A/D converter, input 4.
CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO0_16 — General purpose digital input/output pin.
AD5 — A/D converter, input 5.
CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
WAKEUP — Deep power-down mode wake-up pin with
20 ns glitch filter. This pin must be pulled HIGH externally
to enter Deep power-down mode and pulled LOW to exit
Deep power-down mode. A LOW-going pulse as short as
50 ns wakes up the part.
LPC1315/16/17/45/46/47
32-bit ARM Cortex-M3 microcontroller
© NXP B.V. 2012. All rights reserved.
19 of 77

Related parts for LPC1317FHN33,551