MT29C4G48MAZAPAKD-5 E IT Micron, MT29C4G48MAZAPAKD-5 E IT Datasheet - Page 192

• Manufacturer Part Number: MT29C4G48MAZAPAKD-5 E IT
• Manufacturer: Micron

WRITE Operation
PDF: 09005aef83ba4387
168ball_nand_lpddr_j42p_j4z2_j4z3_omap.pdf – Rev. H 3/11
WRITE bursts are initiated with a WRITE command, as shown in Figure 107 (page 160).
The starting column and bank addresses are provided with the WRITE command, and
auto precharge is either enabled or disabled for that access. If auto precharge is ena-
bled, the row being accessed is precharged at the completion of the burst. For the
WRITE commands used in the following illustrations, auto precharge is disabled. Basic
data input timing is shown in Figure 128 (page 193) (this timing applies to all WRITE
operations).
Input data appearing on the data bus is written to the memory array subject to the state
of data mask (DM) inputs coincident with the data. If DM is registered LOW, the corre-
sponding data will be written; if DM is registered HIGH, the corresponding data will be
ignored, and the write will not be executed to that byte/column location. DM operation
is illustrated in Figure 129 (page 194).
During WRITE bursts, the first valid data-in element will be registered on the first rising
edge of DQS following the WRITE command, and subsequent data elements will be reg-
istered on successive edges of DQS. The LOW state of DQS between the WRITE com-
mand and the first rising edge is known as the write preamble; the LOW state of DQS
following the last data-in element is known as the write postamble. The WRITE burst is
complete when the write postamble and
The time between the WRITE command and the first corresponding rising edge of DQS
(
WRITE diagrams show the nominal case. Where the two extreme cases (that is,
[MIN] and
ure 130 (page 195) shows the nominal case and the extremes of
Upon completion of a burst, assuming no other commands have been initiated, the DQ
will remain High-Z and any additional input data will be ignored.
Data for any WRITE burst can be concatenated with or truncated by a subsequent
WRITE command. In either case, a continuous flow of input data can be maintained.
The new WRITE command can be issued on any positive edge of clock following the
previous WRITE command. The first data element from the new burst is applied after
either the last element of a completed burst or the last desired data element of a longer
burst that is being truncated. The new WRITE command should be issued x cycles after
the first WRITE command, where x equals the number of desired data element pairs
(pairs are required by the 2n-prefetch architecture).
Figure 131 (page 196) shows concatenated bursts of 4. An example of nonconsecutive
WRITEs is shown in Figure 132 (page 196). Full-speed random write accesses within a
page or pages can be performed, as shown in Figure 133 (page 197).
Data for any WRITE burst can be followed by a subsequent READ command. To follow
a WRITE without truncating the WRITE burst,
ure 134 (page 198).
Data for any WRITE burst can be truncated by a subsequent READ command, as shown
in Figure 135 (page 199). Note that only the data-in pairs that are registered prior to the
t
masked with DM, as shown in Figure 136 (page 200).
Data for any WRITE burst can be followed by a subsequent PRECHARGE command. To
follow a WRITE without truncating the WRITE burst,
Figure 137 (page 201).
WTR period are written to the internal array, and any subsequent data-in should be
t
DQSS) is specified with a relatively wide range (75%–125% of one clock cycle). All
t
DQSS [MAX]) might not be obvious, they have also been included. Fig-
168-Ball NAND Flash and LPDDR PoP (TI OMAP) MCP
192
Micron Technology, Inc. reserves the right to change products or specifications without notice.
t
WR or
t
WTR should be met, as shown in Fig-
t
WTR are satisfied.
t
WR should be met, as shown in
© 2009 Micron Technology, Inc. All rights reserved.
t
DQSS for a burst of 4.
WRITE Operation
t
DQSS