MT29C4G48MAZAPAKD-5 E IT Micron, MT29C4G48MAZAPAKD-5 E IT Datasheet - Page 164
MT29C4G48MAZAPAKD-5 E IT
Manufacturer Part Number
MT29C4G48MAZAPAKD-5 E IT
Description
Manufacturer
Micron
Datasheet
1.MT29C4G48MAZAPAKD-5_IT.pdf
(218 pages)
- Current page: 164 of 218
- Download datasheet (5Mb)
PDF: 09005aef83ba4387
168ball_nand_lpddr_j42p_j4z2_j4z3_omap.pdf – Rev. H 3/11
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with
11. Requires appropriate DM masking.
12. A WRITE command can be applied after the completion of the READ burst; otherwise, a
5. The states listed below must not be interrupted by any executable command; DESELECT
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
8. May or may not be bank-specific; if multiple banks need to be precharged, each must be
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of
Read with auto-precharge enabled: Starts with registration of a READ command with
auto precharge enabled and ends when
be in the idle state.
Write with auto-precharge enabled: Starts with registration of a WRITE command with
auto precharge enabled and ends when
will be in the idle state.
or NOP commands must be applied on each positive clock edge during these states.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when
is met. After
Accessing mode register: Starts with registration of a LOAD MODE REGISTER command
and ends when
banks idle state.
Precharging all: Starts with registration of a PRECHARGE ALL command and ends when
t
in a valid state for precharging.
bank.
auto precharge enabled and READs or WRITEs with auto precharge disabled.
BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE com-
mand.
RP is met. After
168-Ball NAND Flash and LPDDR PoP (TI OMAP) MCP
t
RFC is met, the device will be in the all banks idle state.
t
MRD has been met. After
t
RP is met, all banks will be in the idle state.
164
Micron Technology, Inc. reserves the right to change products or specifications without notice.
t
t
RP has been met. After
RP has been met. After
t
MRD is met, the device will be in the all
© 2009 Micron Technology, Inc. All rights reserved.
t
t
RP is met, the bank will
RP is met, the bank
Truth Tables
t
RFC
Related parts for MT29C4G48MAZAPAKD-5 E IT
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
VFBGA 63/I°//MICRON NAND FLASH 1Gb Mass Storage
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
SYNCHRONOUS DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Q-FLASHTM MEMORY
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4, 3,3V FPM DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4, 3,3V FPM DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 50ns
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 50ns
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 60ns
Manufacturer:
Micron Semiconductor Products
Datasheet: