HC230 ALTERA [Altera Corporation], HC230 Datasheet - Page 160
HC230
Manufacturer Part Number
HC230
Description
HardCopy II Device Family
Manufacturer
ALTERA [Altera Corporation]
Datasheet
1.HC230.pdf
(228 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
- Current page: 160 of 228
- Download datasheet (4Mb)
HardCopy Series Handbook, Volume 1
HardCopy II
Example Tcl
Script
## demo_design.tcl
## Top-level script for executing a HardCopy II design in quartus_sh -s
load_package flow
## Open of create the Stratix II FPGA prototype revision
if [is_project_open] project_close
if {[project_exists demo_design]} {
} else {
}
## Apply global design settings
source global_assignments.tcl
## Apply I/O assignments
source pin_assignments.tcl
## Apply FPGA timing constraints
source timing_assignments.tcl
## Compile the Stratix II FPGA prototype design
execute_flow -compile
# #Create and switch to the HardCopy II target revision
execute_hardcopyii -create_companion demo_design_hcii
project_close
project_open demo_design -revision demo_design_hcii
## Compile the HardCopy II design revision
execute_flow -compile
## Check the HardCopy II revision and make sure it matches the FPGA
## design
execute_hardcopyii -compare
6–32
project_open demo_design
project_new demo_design
The following script draws together the Tcl ideas discussed thus far into
a top-level Tcl script for the quartus_sh Tcl shell. This script implements
a HardCopy II design called demo_design. It begins by creating a new
project, called demo_design, compiling the Stratix II FPGA prototype,
creating a HardCopy II companion revision and then compiling the
companion revision. Finally, the revision comparison tool is run to verify
that both revisions are consistent.
In this example, global, pin, and timing assignment scripts are read into
the top-level script using the Tcl source command. The sourced scripts
are listed after the top-level script listing.
Top-Level Example Script demo_design.tcl
Altera Corporation
September 2008
Related parts for HC230
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: