ZL50020GAC ZARLINK [Zarlink Semiconductor Inc], ZL50020GAC Datasheet - Page 32
![no-image](/images/no-image-200.jpg)
ZL50020GAC
Manufacturer Part Number
ZL50020GAC
Description
Enhanced 2 K Digital Switch
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50020GAC.pdf
(83 pages)
- Current page: 32 of 83
- Download datasheet (683Kb)
Table 7, “ZL50020 Operating Modes” on page 32 summarizes the different modes of operation available within the
ZL50020. Each Major mode (explained below) has an associated Minor mode that is determined by setting the
MODE_4M Input Control pins and the OPM bit in the Control Register (Table 13, “Control Register (CR) Bits” on
page 39) indicated in the table.
11.1
When the device is in Divided Clock mode, STio0 - 31 are driven by CKi. In this mode, the output streams and
clocks have the same amount of jitter as the input clock (CKi), but the output data rate cannot exceed the input data
rate defined by CKi. For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than
2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz.
11.2
When the device is in Multiplied Clock mode, device hardware is used to multiply CKi internally. STio0 - are driven
by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but
they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the
CKi rate (as per Table 1), as input data are always sampled directly by CKi.
11.3
The device can generate a limited number of clock and frame pulse output signals. All signals are synchronous to
each other and are locked to the input CKi and FPi. The device can provide outputs with the following frequencies,
with the exception that when in Divided Clock mode, the output clock rate cannot exceed the input CKi rate.
Legend:
X
Reference Lock
Cki = Bypass. Cki is passed directly through to CKo0-3.
Cki MULT = Cki is passed through clock multiplier to CKo0-3.
Clock Source
Multiplied
Divided
Major
Clock
Clock
Operating Mode
Don’t care or not applicable.
Divided Clock Mode Operation
Multiplied Clock Mode Operation
Output Clock Frequencies
Device
8/16 M
8/16 M
Minor
CKo0
CKo1
CKo2
CKo3
FPo0
FPo1
FPo2
FPo3
4 M
4 M
Refers to what signal the output pins are locked to:
Refers to which clock samples STi and which clock outputs STo; STi applies when STio is input; STo applies when STio is output.
MODE_4M [1:0]
Control
11
00
11
00
Input Pins
4.096 MHz
8.192 MHz
16.384 MHz
4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
8 kHz (244 ns wide pulse)
8 kHz (122 ns wide pulse)
8 kHz (61 ns wide pulse)
8 kHz (244 ns, 122 ns, 61 ns or 30 ns wide pulse)
Table 8 - Generated Output Frequencies
Table 7 - ZL50020 Operating Modes
Signal
8/16 M
8/16 M
CKi
4 M
4 M
Zarlink Semiconductor Inc.
CR Register
ZL50020
OPM
Bit
0
1
32
Reference Lock
CKi MULT
CKo0-3
CKi
Output Clock Pins
Enabled
CKo0-3
Yes
CKi
STi
Clock Source
Data Sheet
Data Pins
(CKi MULT)
CKo0-3
CKo0-3
(CKi)
STo
Related parts for ZL50020GAC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT312C](/images/no-image3.png)
Part Number:
Description:
Satellite Channel Decoder
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![MSC60028/IG/DP2S](/images/no-image3.png)
Part Number:
Description:
Power Factor Controller
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![P10C68-](/images/no-image3.png)
Part Number:
Description:
CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2009KG](/images/no-image3.png)
Part Number:
Description:
Dual stage IF amplifier for cable tuners
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2101C](/images/no-image3.png)
Part Number:
Description:
Synthesized Broadband Converter with Programmable Power
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150KG](/images/no-image3.png)
Part Number:
Description:
Cable Tuner Front End LNA with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150LH2S](/images/no-image3.png)
Part Number:
Description:
Front End Power Splitter with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2524HP](/images/no-image3.png)
Part Number:
Description:
1.3GHz Dual Wideband Logarithmic Amplifier
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2610IG](/images/no-image3.png)
Part Number:
Description:
Wide Dynamic Range Image Reject MOPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1451NADP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND PLL FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1452NAMP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LINEAR FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL161](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1613CDP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1640](/images/no-image3.png)
Part Number:
Description:
THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet: